





Silicon Tracking System of BM@N

Dementev Dmitrii for CBM-BM@N STS collaboration

"6th BM@N Collaboration meeting", 26-27 October 2020, VB LHEP, JINR, Dubna











Module assembly
 Front-end electronics
 Ladder assembly
 Readout electronics
 Mainframe

STS components







34 x Ladders

ELOG for the module assembly



ELOG

BMN STS Module Data LDO Assembly Pull test Module Assembly Electrical test

Pre-production Data, Page 1 of 1

Login

Not

Full Summary Threaded										Ladder ID		All entries 🗸		✓ 5 Entries							
D	Date	Author	Ladder ID	Module ID	Status	Sensor ID	Sensor ID visually checked	Cable set batch	Cable set batch visually checked	ASIC batch	ASIC batch visually checked	LDO batch	LDO batch visually checked	FEB p-sid	e FEB p-side visually checked	FEB n-side	FEB n-side visually checked	P- I Box B	N- E- ox Box	Site	Ø
1	Thu Jun 18 10:19:20 2020	Aleksei Sheremetiev	Dummy	M294-2R- 212-D003	Assembly done	CBM62HDS0030	Yes	D003	Yes	G001	Yes	G001	Yes	FEB8-LNRF A_8_V2	-2- Yes	STS_FE8- 2_LP_RN_B28	Yes			Cleanroom DC2/3	52) Ø
2	Wed Jul 29 13:54:07 2020	Aleksei Sheremetiev	Dummy	M294-2R- 212-D004	Assembly done	CBM62HDS0031	Yes	D004	Yes	G002	Yes	G002	Yes	FEB8-LNRF A_13_V	-2- Yes	STS_FE8- 2_LP_RN_B26	Yes	BP002 BN	002 BE002	Cleanroom DC2/3	71) Ø
3	Thu Jul 30 14:33:25 2020	Aleksei Sheremetiev	Dummy	M294-2R- 212-D005	In the process	CBM62HDS0032	Yes	D005	Yes	G003	Yes		Yes		N STS Inter Data LDO Assembly Pull test Module Assembly Ele ssembly Data	ectrical test				Not logged in	
4	Tue Aug 11 14:37:28 2020	Aleksei Sheremetiev	Dummy	M294-2R- 212-D006	Not ready	CBM62HDS0033	No	D006	No	G004	No		No		A >> Login ssage ID: 2 Entry time: Wed Aug 5 13:05:13 2020 hor: Aleksel Sharemetley						
5	Tue Aug 18 15:17:58 2020	Aleksei Sheremetiev	Dummy	M294-2R- 212-D007	Not ready	CBM62HDS0033	No	D006	No	G004	No		No		Ider ID: Dummy dale ID: M294-28-212-0004 das: Assembly done cover ID: Coversion						
															lie set batch: D004 IC batch: C001 Datch: L002						

ELOG integration, disk space, and maintenance are provided by LIT JINR group (A.Kondratyev, A. Bondyakov)



More details about module assembly are presented in the talk by A. Sheremetev

6th BM@N collaboration meeting

Assembled modules





% of not-operable channels per side :

Module	N-side	P-side
M294-6R-212-D001	40 (4%)	23 (2,3%)
M294-2R-212-D003	5 (0.5%)	10 (1%)
M294-2R-212-D004	7 (0.7%)	11 (1.1%)

BM ON

BM@N FEB v. 2.1

BM@N

80 мм





8x STS-XYTER ASICs Self-triggered readout provides digitized hits:

- 5 bit pulse height
- 14 bit timestamp
- Hit frame: 30 bits
 AGH



4x skimming LDOs

- up to 2.5 A at 1.2 V for the analog part
- up to 2.3 A at 1.8 V for the digital part

One FEB provides the following interfaces:

- 1x Down link 40 Mb/s
- 1x Clock 40 MHz
- 8x Up links 80 Mb/s

Signal is transmitted via AC –coupled LVDS links ~ 10 m electrical connection to GBTxEMU

Certification of the STS-XYTER ASICs





Signal to noise ratio and dynamic range dependence on the slow shaper shaping time



Signal to noise ratio and power consumption dependence on the fast shaper bias current register value



Signal to noise ratio and power consumption dependence on the CSA bias current register value



Pogo-pin test circuit

STS-XYTER has a number of variable settings for both analogue and digital parts. To optimize these settings, one needs to measure key characteristics of the ASIC in every point of multidimensional phase space of its parameters and to choose an optimal operation point

Tests of analogue part: A.G. Voronin et.al

Calibration of the ADC



Inverse transfer function of the ADC

Calibration of the ADC and fast discriminator of each channel of the ASIC are performed before the assembly of the module



Thresholds of the ADC comparators before calibration



Thresholds of the ADC comparators after calibration

By M. Shitenkow

BM

FEB-box







46





A. Baranov (SINP MSU) - design development; T. Lygdenova (LHEP) – thermal simulations and tests.

CF frame and bearings



0.0

CF-truss position repeatability test

-4

-2

0

Among the truss [um]



BM@

SQ - block for upper side V - block for

lower side



Bearings for the precise positioning of the ladder on ruby-balls pinsDeveloped by Van den Brink A.

-2

Among the truss [um]

0.0

Ladder assembly

Milestones:

- Mockup of the ladder of 1st BM@N STS station Dec 2020
- 4 Modules + spare operational and tested for the assembly of 1 STS ladder Jan 2021
- Operational ladder for the 1st BM@N STS station assembled and tested Feb 2021



Task	Taskforce
Upgrade of jigs for LAD:	V. Elsha, Planar Ltd
Software developments for LAD:	M. Korolev (SINP MSU), Planar Ltd
Cable-clamp development:	V. Elsha
Development of the ladder-carrying jig:	V. Elsha
Development of the ladder test box	V. Baranov, M. Merkin (SINP MSU)

Delays caused by pandemic control measures in RF:

2.5 month pause in the assembly cite;



Metrology of assembled ladders





Coordinate-Measuring Machine

Features:

- Measuring area (XYZ): 905 x 2005 x 605 mm
- Equipped with a contact and optical sensor;
- Accuracy ~ 1.8 um;

Current status:

- Delivered to JINR;
- Installation is postponed till 2021 due to absence of available space

Personnel:

• One vacant CREMLIN Plus position for the metrology

Readout electronics of BM@N STS



GBTxEMU h/w platform

Features:

- 3U crate format;
- 12 layers PCB design;
- HDI6 connectors instead of mezzanine card;
- Minimal of s/w modifications are needed according to the prev. h/w platform
- The platform has the ability to upgrade and increase the clock to 80 MHz

Status:

- PCBs are already produced,
- Waiting for the components to be installed
- First operational boards on the table Dec 2020.



Prototype of the GBTxEMU board

New H/w design: JINR

6th BM@N collaboration meeting



A new GBTxEMU board





Photo of the PCB

GBTxEMU crate



Connectivity between FEBs and GBTxEMU BM@N



Trigger distribution





- Trigger will be collected by the Timing and Fast Control (TFC) module
- Two SMA connectors for trigger and busy signals
- Trigger signal will be distributed through the GERI boards via optical lines
- \Box Expected trigger latency is ~5 µs







Timing and Fast Control (TFC) hardware

STS Mainframe





Schematic view of the Mainframe





Master-Jig for the assembly of CF Mainframe



Mainframe prototype with 2*Al. C-frames

Work is carried out by MSU group More details in the talk by M/Merkin

Delays caused by COVID-19



Delays in the module & ladder assembly caused by pandemic :

- **Q** 2.5 month delay in the module assembly
- Delays in the supplying of components
- Delays in the production of jigs
- **D**elays in the maintenance of Delvotec machine

□ To speed up the assembly:

- □ Ordering of a new Delvotec machine
- □ Second shift for the module assembly

Risk assessment :

Germany Module production could be stopped due to a delays in the component supply from Germany



THANK YOU FOR YOUR ATTENTION!

