



Система сбора данных на основе SoC-FPGA для координатных кремниевых детекторов

The SoC-FPGA based Data Acquisition System for position sensitive Silicon detectors


***Yu. Topko, B. Topko, S. Khabarov, N. Zamyatin***

# The SoC-FPGA based DAQ system for position sensitive Silicon detectors

## Front-end Electronics for Double-sided Silicon Strip Detector systems

DSSD system	Number of detector strips	IDEAS ASIC	Dynamic range	Number of ASIC channels	Self-triggered
Silicon beam profilometer	32x32	VA163, TA32cg2	-750 ÷ +750 fC	32	yes
Silicon beam tracker	128x128	VATA64HDR16	-20 ÷ +55 pC	64	yes
Silicon module	640x640	VATAGP7.1	-30 ÷ +30 fC	128	no


## DAQ for position sensitive Silicon detectors



# Control Unit. Processing System

The Control Unit is an autonomous, portable module based on the MicroZed development board equipped with the Xilinx Zynq-7000 SoC: integrated dual-core ARM Cortex-A9 based Processing System (PS) and Xilinx Programmable Logic (PL) in a single device.

The Processing System provides a connection to the Control and Analysis Software via Ethernet interface for data flow transmission and control words receiving.




The yellow blocks represent the datapath of control words receiving, the green blocks – data flow transmission, the blue blocks – FEE data storing.

# Control Unit. Programmable Logic



The Control Unit PL part functions

- set internal ASIC configuration bits;
- send the readout diagram by trigger in four trigger modes;
- simultaneously pack ADC data from all 16 channels;
- transmit packed data to the external DDR.



The yellow blocks represent the datapath of control words receiving, the green blocks – data flow transmission, the blue blocks – FEE data storing.

# ADC data receiving



**I.**

The bandwidth with packed IDDR output:

$$B = \frac{\text{IDDR output} \cdot 8 \text{ ADC channels} + \text{FCO bit}}{8 \text{ bit}} \cdot \text{clock rate} =$$



$$= \frac{(2 \cdot 8 + 1) \text{ bit}}{8 \text{ bit}} \cdot 300 \text{ MHz} = \underline{\underline{637.5 \text{ MB/s}}}$$

**II.**

The bandwidth with ISERDES primitive implementation:

$$B = \frac{\text{ADC word width}}{8 \text{ bit}} \cdot \text{clock rate} = \frac{12 \text{ bit}}{8 \text{ bit}} \cdot 50 \text{ MHz} = \underline{\underline{75 \text{ MB/s}}}$$

# ADC data transmission and improved bandwidth




Simplified timing diagram of one ADC data transmission.

# Control and Analysis Software

*Electron-based Control and Analysis software*



Control and Analysis Software functions:

- a network connection to the Control Unit;
- FEE ASICs configuration;
- decoding and digitizing raw binary data;
- pedestal and common-mode shift (CMS) subtractions;
- noisy channels finding;
- cluster finding;
- hits coordinates calculation;
- distribution calculations (hits, amplitude of clusters, cluster sizes etc.);
- Profiles and Amplitude of cluster distributions fitting.



# Scalable architecture

ZeroMQ-Majordomo-based Architecture




- "CFG" means configuration and divides into two branches to write ("WRITE") and read ("READ") registers on the Control Unit PL side;
- "DATA" is used to obtain measurement data. The Worker asynchronously sends a number of 4 Kb data blocks or replies a "NODATA" control word.
- "CLR" clears previously written to DDR3 data blocks by moving data pointer;
- "IPADDR" is a control word to change the Control Unit board IP address.


# The SoC-FPGA based DAQ system for Silicon beam tracker

DSSD is located inside the vacuum station flange and has the following parameters:

- 61 mm x 61 mm active area;
- 470  $\mu\text{m}$  p+/n+ sides strips pitch;
- 175  $\mu\text{m}$  thickness;
- 90° stereo angle between strips.



The autonomous, portable Control Unit Carried Board based on the MicroZed development board and ADCs with essential connections to FEE cross-board.



(a) The SoC-FPGA based DAQ system for Silicon beam tracker (left) and the opened flange with DSSD inside (right).

# Test results for Silicon beam tracker

Particle	Energy	Charge	ADC units
Alpha	5.499 MeV	244 fC	40
Carbon	4 AGeV	96 fC	16
Gold	4 AGeV	18 pC	1475

Profile center coordinates are  $X = 1.43$  cm and  $Y = 3.21$  cm with standard deviations  $\sigma_X = 0.35$  cm and  $\sigma_Y = 0.39$  cm.

The alpha spectrum peak positions are automatically found with values 38 and 40 ADC units

Configuration Package Viewer

Name	Chip	Chip	Bit#	Bit#	Ext. pad #	Value	Details
ASC1P	ASC1P	0	1	SC100	00		
1p	ASC1P	1	1	SC101	00		
2p	ASC1P	2	1	SC102	00		
3p	ASC1P	3	1	SC103	00		
4p	ASC1P	4	1	SC104	00		
5p	ASC1P	5	1	SC105	00		
6p	ASC1P	6	1	SC106	00		
7p	ASC1P	7	1	SC107	00		
8p	ASC1P	8	1	SC108	00		
9p	ASC1P	9	1	SC109	00		

the FEE configurations in the Control and Analysis Software

BM@N Silicon Detectors App

Alpha source ( $^{238}\text{Pu}$ ) measurement visualization in the Control and Analysis Software

# Conclusions

- the DAQ system for position sensitive Silicon detectors is composed of the FEE cross-board, FEE cards with wire bonded and encapsulated multichannel IDEAS ASICs, the SoC-FPGA based Control Unit Carried Board equipped with two 8 channels ADCs, and the multithreading user-friendly Control and Analysis Software;
- the autonomous DAQ system was designed for Silicon beam profilometer, Silicon beam tracker and Silicon modules test benches;
- and tested with alpha source for Silicon beam tracker;
- the SoC-FPGA based DAQ system could be used for position sensitive Silicon detectors to measure a wide range of ultra-relativistic ion coordinates at the BM@N experiment;
- the portable DAQ system could be adjusted for other beam position measurement goals.