




THE TRIGGER SYSTEM ELECTRONICS

Trigger group



TRIGGER ELECTRONIC





SID MGR



Debug

GenData Browse data Draw data


ReadSpillNbr XXXXXXX

Test signals to channels All On All Off

☐ 0 ☐ 1 ☐ 2 ☐ 3 ☐ 4 ☐ 5 ☐ 6 ☐ 7
☐ 8 ☐ 9 ☐ 10 ☐ 11 ☐ 12 ☐ 13 ☐ 14 ☐ 15
☐ 16 ☐ 17 ☐ 18 ☐ 19 ☐ 20 ☐ 21 ☐ 22 ☐ 23
☐ 24 ☐ 25 ☐ 26 ☐ 27 ☐ 28 ☐ 29 ☐ 30 ☐ 31
☐ 32 ☐ 33 ☐ 34 ☐ 35 ☐ 36 ☐ 37 ☐ 38 ☐ 39
☐ 40 ☐ 41 ☐ 42 ☐ 43 ☐ 44 ☐ 45 ☐ 46 ☐ 47
☐ 48 ☐ 49 ☐ 50 ☐ 51 ☐ 52 ☐ 53 ☐ 54 ☐ 55
☐ 56 ☐ 57 ☐ 58 ☐ 59 ☐ 60 ☐ 61 ☐ 62 ☐ 63

Test multiplicity signal in M> 3

Channel 63 -> Test signal 0
Channel 62 -> Test signal 1






SIU FPGA



- ▶ FPGA 5CGXBC5C6F27C7 (30000 ALMs), used 32% of FPGA ALMs
- ▶ Used Quartus Prime 19.1, programming language - System Verilog
- ▶ Internal FPGA clock frequency – 50 MHz
- ▶ Communication to PC – USB virtual com-port, 115200 baud
- ▶ Compilation time – ~4 min
- ▶ Project uses synchronous design. For asynchronous signals used 200 MHz digitizing frequency
- ▶ Project built using self-containing units with defined interfaces
- ▶ Project was checked with Timing Analyzer
- ▶ SiU tested with the test signal generator developed for BM@N SiD and BD testing



SIU FPGA II








TOU



- ▶ 4-ch. Input discriminators
- ▶ -2 to 2V input
- ▶ Threshold 5mV step
- ▶ 1.5 GHz equivalent input rise time bandwidth



- ▶ Output 5V TTL



- ▶ New boards ready and tested




T0U FPGA




- ▶ Two external Communication lines to PC – USB virtual com-port, 115200 baud
 - ▶ Trigger control and monitoring, both I/O. **Spill data readout ~2 secs.**
 - ▶ Real-time counts reading for spill view server. 8 channel readout with 100 Hz, used by ~50%
- ▶ Internal communication – a hybrid of I2C and SPI, written from scratch
 - ▶ Signals
 - ▶ 10 MHz clock
 - ▶ Address flag
 - ▶ MOSI
 - ▶ MISO
- ▶ 26% FPGA ALMs used
- ▶ 7% connection lines used
- ▶ Compilation time ~7.5 min (old project ~ 12 hours)



T0U MGR







T0U CHANNEL II



- ▶ Delay lines are asynchronous for ordinary channels with short delay and synchronous for channels with long delay
- ▶ Asynchronous delay is built using FPGA element propagation delay. Very resource consuming. Not longer than 45 ns. Step ~ 1.5 ns.
- ▶ Synchronous delay uses FPGA 100 MHz internal clock counting therefore introduces jitter ± 5 ns
- ▶ Synchronous delays used in circuits with delay longer than 50 ns



TOU ADJUSTMENT I



Mux set Mux

#1

☐ wBC1 ☐ wBC2 ☐ wVC ☐ BDchX

☐ wFD ☐ wnZDC ☐ wBC1_low ☐ wSpillGate

☒ wBT ☐ wBT_del1 ☐ wBT_del2 ☐ wSiDTestSignal

☐ - ☐ testSignal ☐ UART_MCU_RX ☐ comdSending

#2

☒ wBC1_sh ☐ wBC2_sh ☐ wVC_sh ☐ BDchY

☐ wFD_sh ☐ wnZDC_sh ☐ - ☐ wBD_sh_OR

☐ wBT_del1 ☐ wBT_del2 ☐ wpCCT1 ☐ wpCCT2

☐ wMBT1_sh ☐ wNIT1_sh ☐ UART_MCU_TX ☐ sCIC

#3

☐ wMBT ☐ wNIT ☐ wMBT_sh ☐ wBTnBusy

☒ wNBD_GT_L1 ☐ wNBD_GT_H1 ☐ wNSiD_GT_L2 ☐ wNSiD_GT_H2

☐ wFD_sh ☐ - ☐ wpCCT1_sh ☐ wpCCT2_sh

☐ wnZDC_sh ☐ _testPoint2 ☐ clear ☐ mosi

#4

☐ wBC1_low ☐ wBT ☐ wMBT1 ☐ wNIT1

☐ wNBD_GT_L1_sh ☐ wNBD_GT_H1_sh ☐ wNSiD_GT_L2_sh ☐ wNSiD_GT_H2_sh

☐ wNIT_sh ☐ wNIT_sh ☐ wCCT1_sh ☐ wCCT2_sh

☐ wBT_sh ☐ _testPoint1 ☒ testSignal ☐ miso

BD channel 2 to BDchX

BD channel 1 to BDchY

22 v2.3

ir XXXXXX Actual sec # XXXX Configuration file name - "main20220620083158.BMNCfg" (detyhety)

BD Service Open Close ☒ AutoOpen Port opened Expert Mode On/Off

Directory name ..\BMN_Configs ... Spill summary directory name C:\Sergueev\TMP\qq ... Set DownScalers

ation file ..\BMN_Configs\main20220620083158.BMNCfg

omment detyhety

☒ Expert mode On
Uploading configuration "..\BMN_Configs\main20220620083158.BMNCfg"

Read Counts ☒ Disable Reading Clear counts

Addr Data DAC # DAC code

183 \$f000 Send 16 bits Set DAC

Channel Operations Channel Control bits Delay

Addr Write ☒ D ☒ T ☐ Or 10 Cyclick

☐ AutoClear mode ☐ Show All IO Clear

Comd = 18 D1 02 00 00 15
Answing=4, 18 D1 00 17 CS OK
Comd = 18 D2 02 80 64 30
Answing=4, 18 D2 00 16 CS OK
Comd = 18 D3 02 00 66 AD
Answing=4, 18 D3 00 15 CS OK
Comd = 18 B2 02 00 82 B2
Answing=4, 18 B2 00 36 CS OK
Comd = 18 B2 02 00 82 B2
Answing=4, 18 B2 00 36 CS OK
Comd = 18 B2 02 00 82 B2
Answing=4, 18 B2 00 36 CS OK
Comd = 18 B2 02 00 82 B2
Answing=4, 18 B2 00 36 CS OK
Comd = 18 B2 02 00 82 B2
Answing=4, 18 B2 00 36 CS OK
Comd = 18 B2 02 00 82 B2
Answing=4, 18 B2 00 36 CS OK
Comd = 18 B2 02 00 82 B2
Answing=4, 18 B2 00 36 CS OK
Comd = 18 B2 02 00 82 B2
Answing=4, 18 B2 00 36 CS OK

Mux

#1

☐ wBC1 ☐ wBC2 ☐ wVC ☐ BDchX

☐ wFD ☐ wnZDC ☐ wBC1_low ☐ wSpillGate

☒ wBT ☐ wBT_del1 ☐ wBT_del2 ☐ wSiDTestSignal

☐ - ☐ testSignal ☐ UART_MCU_RX ☐ comdSending

#2

☒ wBC1_sh ☐ wBC2_sh ☐ wVC_sh ☐ BDchY

☐ wFD_sh ☐ wnZDC_sh ☐ - ☐ wBD_sh_OR

☐ wBT_del1 ☐ wBT_del2 ☐ wpCCT1 ☐ wpCCT2

☐ wMBT1_sh ☐ wNIT1_sh ☐ UART_MCU_TX ☐ sCIC

#3

☐ wMBT ☐ wNIT ☐ wMBT_sh ☐ wBTnBusy

☒ wNBD_GT_L1 ☐ wNBD_GT_H1 ☐ wNSiD_GT_L2 ☐ wNSiD_GT_H2

☐ wFD_sh ☐ - ☐ wpCCT1_sh ☐ wpCCT2_sh

☐ wnZDC_sh ☐ _testPoint2 ☐ clear ☐ mosi

#4

☐ wBC1_low ☐ wBT ☐ wMBT1 ☐ wNIT1

☐ wNBD_GT_L1_sh ☐ wNBD_GT_H1_sh ☐ wNSiD_GT_L2_sh ☐ wNSiD_GT_H2_sh

☐ wNIT_sh ☐ wNIT_sh ☐ wCCT1_sh ☐ wCCT2_sh



☐ wBT_sh ☐ _testPoint1 ☒ testSignal ☐ miso

BD channel 2 to BDchX

BD channel 1 to BDchY




T0U ADJUSTMENT II





BD CONTROL





ACTUAL STATE



- ▶ **SiD module** ready, passed for testing to the Silicon group
- ▶ **SiD_Mgr** ready , passed for testing to the Silicon group
- ▶ **T0U** almost ready, needs to be tested with the input boards. Might be some cosmetics modifications will be needed
- ▶ **T0U_Mgr** almost ready. Some modifications will be needed
- ▶ **Web Server** under development. The SRC experiment server as a template used
- ▶ **Spill_View** under development. The SRC experiment server as a template used
- ▶ **The trigger system should be ready by the 2022 mid-October**



Thank you