

# READOUT ELECTRONICS FOR TPC MPD/NICA

**A.Averyanov, G.Cheremukhina, S.Chernenko,  
F.Levchanovskiy, S.Vereschagin, Yu.Zanevsky,  
S.Zaporozhets**


Laboratory of High Energy Physics, JINR, Dubna, Russia

Alushta, 2014

# CONTENTS


- **Introduction (general characteristics of TPC/MPD, & readout electronics requirements)**
- **FEE prototype (FEC-64)**
- **Main option FEE (new FEC & RCU)**
- **Conclusions**

# GENERAL VIEW OF THE MPD DETECTOR



- SC Coil - superconductor solenoid
- IT - inner detector
- ECT - straw-tube tracker
- TPC - time-projection chamber
- TOF - time-of-flight stop counters
- FD - fast forward detectors
- ZDC - zero degree calorimeter
- BBC - beam-beam counter

# TPC DESIGN OVERVIEW



## Physics requirements:

The overall acceptance on  $|\eta| \sim 1.2$


The momentum resolution  $\sim 3\%$  in  $p_t$  interval from 0.1 to 1 GeV/c at 0.5 Tesla

Two-track resolution  $\sim 1$  cm.

Charged particle multiplicity  $\sim 1000$  in a central collisions Au + Au

$dE/dx$  - better than 8%

# SIMULATION RESULTS



UrQMD model simulation


TPC/MPD, central Au + Au collision at 9GeV

# MAIN PARAMETERS OF THE FEE TPC

- ✓ **Total number of channels - 95 232**
- ✓ **Data stream from whole TPC – 5 GB/s**
- ✓ **Low power consumption – less then 100 mW/ch**
- ✓ **Fast optical transfer interface**
- ✓ **Based on ASIC and FPGA**

# FRONT-END ELECTRONICS PROTOTYPE

FEC-64 channels



- ❖ Signal to noise ratio, S/N - 30
- ❖  $\sigma_{\text{NOISE}} < 1000e^-$  (C=10-20 pF)
- ❖ Dynamic Range - 1000
- ❖ Zero suppression
- ❖ Buffer (4 / 8 events)

PASA chip  
16 channels ASIC  
(low noise  
amplification of the  
signal)


ALTRO chip  
16 channels ASIC  
(digitization and signal  
processing)

ALTERA FPGA -  
board control



FTDI USB2.0  
(prototype only)

# PROCESSING IN PASA & ALTRO

- **FWHM – 190ns**  
 ↩ **Baseline restoration after 1μs:**  
 ~ 5 % in amplifier / shaper  
 ~ 0.1% in dig. chip



**PASA**




**ALTRO**


- Baseline corrections
- Tail cancellation




Signals prepared for zero suppression



# FEE TESTING




FEE on the TPC prototype




FEE on the readout chamber prototype

# BLOCK DIAGRAM OF FEE BASE



# NEW FEC



Microsemi FLASH  
technology  
FPGA (more **radiation  
tolerance**)

Fast serial interface  
(SER/DES). Data  
throughput 2.5 Gb/s

3d-model of the new Front-End Card

- ❑ Total number of channels - **95 232**
- ❑ Total number of FECs – **1488**
- ❑ Total number of RCU - **24**

# CONCLUSIONS:

- ✓ Base FEE concept was developed
- ✓ 6 Prototype card has been designed, produced & tested with developed testing software
- ✓ New FEC is almost finished
- ✓ FEE (FEC + RCU) design toward final version is ongoing

**Thank you for  
your attention!**

# MAIN PARAMETERS OF THE TPC

<b>Length of the TPC</b>	<b>340 cm</b>
<b>Outer radius of cylinder</b>	<b>140 cm</b>
<b>Inner radius of cylinder</b>	<b>27 cm</b>
<b>Length of the drift volume</b>	<b>170cm (of each half)</b>
<b>Magnetic field strength</b>	<b>0.5 Tesla</b>
<b>Drift gas</b>	<b>90% Ar+10% CH<sub>4</sub></b>
<b>Temperature stability</b>	<b>0.5°C</b>
<b>Gas amplification factor</b>	<b>~ 10<sup>4</sup></b>
<b>Number of readout chambers</b>	<b>24 (12 per end plate)</b>
<b>Pad size</b>	<b>5x12mm<sup>2</sup> and 5x18mm<sup>2</sup></b>
<b>Number of pads</b>	<b>95 232</b>
<b>Pad raw numbers</b>	<b>53</b>
<b>Maximal trigger rate</b>	<b>~5 kHz</b>
<b>dE/dx</b>	<b>better than 8%</b>
<b>Δp/p</b>	<b>~ 3% in 0.1 &lt; p<sub>t</sub> &lt; 1 GeV/c</b>