

state-of-the-art microelectronics.

Ю.А.Мурин, С.Себаллос.

совещания по научно-техническому сотрудничеству с КНР - 2022.10.13





OUTLINE

- Cooperation background
- Current work 0
- Future collaboration

















TowerJazz 0.18 µm CMOS pixel sensor

» High-resistivity (> 1k Ω cm) p-type epitaxial layer (20 μ m - 40 μ m thick) on p-type substrate.

» Small n-well diode (2-3 μ m diameter), ~100 times smaller than pixel => low capacitance.

» Deep PWELL shields NWELL of PMOS transistors, allowing for full CMOS circuitry within active area.





















©15m	
©15m	
©15m	
©15m	
③15m	
©10m	







Readout electronics Design/Production



- clocks, and trigger signals from the backend and distributes them to ALPIDE chips.
- NICA_GBTx: A high-speed bidirectional data interface ASIC for optical links.

 - for the down-link direction.
- customized optical transceiver module.
- NICA_LD receives the high-speed up-link serial data from NICA_GBTx and amplifies the signal to driver the laser.

MPD - ITS

• NICA_ROC: Concentrates the output data of front-end MAPS chips and transfer the packaged data to the following NICA_GBTx ASIC. It also receives control commands,

• It receives multichannel data from the front-end (NICA_ROC), performs scrambling, encoding, frame building and serializing as the main function for the up-link direction. • It receives high-speed serial data from the back-end, performs CDR (Clock and Data Recovery), deserializing, decoding and distributing to the front-end as the main function

NICA_LD (Laser Driver) and NICA_TIA (Transimpedance Amplifier): Are two analog ASICs that would be integrated together with the laser and PD (Pin Diode) in the

• NICA_TIA receives the down-link serial signal from the pin diode, and amplifies the signal to NICA_GBTx, so that the data can be furthered processed in NICA_GBTx. Cooperation for state-of-the-art microelectronics production - 2022.10.13 | Мурин, Себаллос







Readout electronics Design/Production

MPD-ITS RU design solutions.



MPD - ITS



ASIC-based













<u>NICA_GBT, NICA_ROC, NICA_LD/Rx ASIC and customized Optical Module</u>



Overall layout

MPD - ITS

The second MPW run for the NICA_LD and NICA_Rx together with NICA_GBTx is scheduled for October 16th, 2022 based on SMIC 55nm











Readout electronics Design/Production - FPGA_based



Arteche is remotely testing the firmware of the Auxiliary Flash FPGA that will be responsible of the booting, scrubbing, monitor and control of the main FPGA.

MPD - ITS



The RU firmware is being jointly developed by T. Yao (USTC) and R. Arteche (JINR)







Production of 7 Sets of Breakout and Filters Boards





MPD - ITS

From Russia with Love















Monolithic Active Pixel Sensors



MPD-ITS Inner Barrel



MPD - ITS



Large-area MAPS (14 cm x 5.6 cm/7.5 cm/9.4 cm)







MPD-ITS Inner Barrel



Already undergoing R&D as part of the MPD-ITS project







First MPW on a 55 nm CIS process

6 mm

The wafers may be delivered in December 2022.

- •CMOS Process: 55 nm CIS, stitching、 4 metal layers , support N-WELL、 P-WELL、 Deep N-WELL、 Deep P-WELL.
- •Die size: 6mm x 5mm
- •Including 10 kinds of chips: readout architecture chip, diode and pixel test chip, PLL, Serilizer, DAC, LDO, ADC, etc..



The Chinese version of MAPS

Monolithic Active Pixel Sensors



MPD-ITS Inner Barrel



Already undergoing R&D as part of the MPD-ITS project





MPD - ITS



A new project proposal was born!

Discussion on the possibility for the participation of JINR on the development and production of the Chinese version of MAPS

1 Oct 2022, 10:00	→	11:00 Europe/Moscow				
- Conference room (JINR-LHEP Build. 215)						

ı time of the meeting is 10h00 (Moscow) / 15h00 (Beijing)					
ere					
7					
his event. Show them.					
ng Sun (Central China Normal University)					
Participation of JIN					

Chinese ALPIDE-like MAPS version

- Development time \sim 2 years.
- Russian contribution (Initially):
- Financial support
- Providing beam test capabilities.



First MPW on a 55 nm CIS process



6 mm

The wafers may be delivered in December 2022.

- •CMOS Process: 55 nm CIS, stitching、 4 metal layers, support N-WELL、 P-WELL、 Deep N-WELL、 Deep P-WELL.
- •Die size: 6mm x 5mm
- •Including 10 kinds of chips: readout architecture chip, diode and pixel test chip, PLL, Serilizer, DAC, LDO, ADC, etc..





Joint Research Proposal

RSF-NSFC Cooperation: Possibility for Joint Russian-Chinese **Project Proposals**

2023-2025 Joint Project Description Template

A complete proposal in this competition consists of the joint project description (following this document) and the specific documents, necessary for both funding organizations respectively (for Chinese Scientists – following the NSFC rules, for Russian scientists – following the RSF competition documentation). The proposal must be written in English. There is a strict limit of 20 pages for the joint project description (font size: 11 or 12, line spacing: 1.15). Applicants are obliged to ensure that the project description contains sufficient information for evaluation.

Core data

Title of the Research Project

Title in English: Fast data processing through real-time AI for NICA/MPD and future EicC detectors

Title in Russian: Быстрая система обработки данных на основе ИИ в режиме реального времени для MPD и будущих экспериментов на EicC Title in Mandarin: 应用于 NICA/MPD 和未来 EicC 探测器上基于实时人工智能 的快速数据处理

Project Partners

Name and affiliation of the Chinese Principal Investigator Name (in both English and Mandarin), title: 王亚平, Yaping Wang, Professor Host Institution: Central China Normal University (CCNU) Contact telephone number and E-Mail address: 86-13697332703, wangyaping@mail.ccnu.edu.cn

Name and affiliation of the Russian Principal Investigator Name (including Patronymic name), title: César Ceballos Sánchez, Staff Scientist Host institution: Joint Institute for Nuclear Research (JINR) Contact telephone number and E-Mail address: +7 9261486684, ceballos@jinr.ru

Motivation: Current and future major HEP experiments would face the challenge on how to deal with the large volume of raw data (> Tb/s) generated from sophisticated state-of-the-art detectors in high rate collisions.

Basis: most heavy flavour physics measurements can be performed solely based on tracking.

NICA Example:

- The triggered readout rate of MPD is limited to 5 kHz by TPC readout.
- The MPD is limited to collect less than 1% of the total p+p (and p+Au) rate when using triggered readout

Proposed solution: To develop real-time artificial intelligence (AI) technologies implemented in the detector readout electronics loop that address these challenges (Selective Streaming Readout).



Goal: To design and test a system for the MPD experiment to demonstrate the feasibility and performance, and later apply it to the EicC experiments.



NICA can deliver proton beams at interaction rate around 4 MHz.



- The MPD-ITS project offers the opportunity to strength the collaboration with Chinese top-level scientific institutions (CCNU, HZU, IHEP, IMP, USTC).
- A special role is played by the joint development and production of Monolithic Active Pixel Sensors (MAPS) to be used on:
 - Current and future HEP experiments.
 - Other possible applications.
- Current and future enrolments on the collaboration with China:
 - Production of the Inner Tracking System of the MPD (Electronics, Mechanics, Assembly).
 - Developing and production of FPGA-based GBTx emulator readout units.
 - Developing and production of full ASIC-based readout units.
 - Developing and production of ALPIDE-like MAPS and large-area sensors.
 - Developing and production of an AI fast data-processing smart trigger system ITS-TPC.





The current and future collaborations on microelectronics development and production will make available to Russia sanctions-free cutting-edge technologies.





Remark (!)

It will be very difficult to implement serious and large-scale collaboration with China unless the current trading procedure won't be revised and restructure.

Latest Updates to the procedure are in blue





General paperwork procedure





Remark (!)

Разделительные доски блока питания					
Внутренние разделительные доски					
AAAAAAAA AAAAAAAAA AAAAAAAAA AAAAAAAAA	1111111 11111111 1111111 1111111 <				
ЛЕВАЯ ПЛАТА ФИЛЬТРА	ПРАВАЯ ПЛАТА ФИЛЬТРА				
WADE 14					
AUSSIA *					

Total time = ? (Estimate 6 months)

From Russia with Love...а с большим терпением

#	Task	Status	Timeline
1	Purchasing the components, elaboration of design and production of the set of boards by JINR	completed	Ready by 07.2022
2	Elaboration and approval of the Basis document (Addendum №2 to MoU_NICA_Wuhan) by both parties (JINR and CCNU) within JINR internal electronic document management system	completed	started on 04.07.2022,completed on 09.08.2022
3	Elaboration and approval of the set of documents (technical passport, service note documents, certified translation and copies) for the Export control group	completed	started on 04.07.2022,completed on 22.07.2022
4	Elaboration of the certificate of origin required by the Customs in Russia comprised of the following: 1.elaboration and approval of the contract between JINR and Chamber of Commerce and Industry – completed, 2.preparation / negotiation on details for the set of documents to apply for certificate based on rules from Chamber of Commerce – in-progress, 3.Signing the documents and getting the certificate of origin from the Chamber of Commerce	in-progress	 contract initiated on 23.08.2022 and completed on 04.10.2022, the first remarks on documents received on 05.10.2022
5	Requesting the permission for the export from Customs in Russia on behalf of JINR with the set of documents from $# 2 - 4$	not started	•
6	Plan the flight and send the package to China	not started	•

MPD - ITS











It is necessary to have a permanent political support all the way and it should be coordinated at the level of JINR, if possible.

Special attention should be paid since the very beginning to key issues like intellectual property and export licenses in order to avoid repeating bad experiences from the recent past.











Conclusions

- The STS-Department has established collaborative links with specific Chinese scientific institutions.
- microelectronics with a preliminary identification of our possible contribution to those projects.
- practice
- A strong and permanent political support will be essential to ensure that Russia will receive the expected benefits.

In addition to the current collaboration projects, there are clear proposals for future collaboration on the development and production of state-of-the-art

It is necessary to simplify the procedures for import/export from/to China, otherwise not a single serious project will be possible to be implemented in









Thank you.





BackUp









NICA_ROC ASIC Design



NICA_ROC ASIC

- Design based on the self-defined interface and data format
- Receives trigger/clock/control from NICA_GBT, and distributes to the front-end
- · Receives and merges data from ALPIDE modules, reformats the data and send to NICA GBT
- · Receives trigger to reduce the number of events to transmit

Layout



- Areas: 5.7 mm \times 4.5 mm
- Pins: 247
- Package: QFP256

substitute for GBT ASIC.

- The control commands received by the A7 is decoded and sent to PC.
- Data loopback test to verify that the link logic is correct (Tx and Rx).
- Compare and analyze data transferred directly to PC with data in NICA_ROC format







- The KC705 FPGA evaluation board act as a
- The AC701 evaluation board simulates ALTAI function to generate data.







NICA_GBT, NICA_LD and NICA_TIA ASIC





NICA_GBT_v1 overall layout

NICA_GBT_v1 includes the following sub-modules:

- 5.12Gbps/10.24 Gbps 16:1 Serializer
- 2.56Gbps/10.24 Gbps 1:16 Deserializer
- 2.56 Gbps/10.24 Gbps CDR
- 5.12 GHz PLL
- **Clock manager module**
- 160M/320M/640M/1.28Gbps Phase Aligner
- Up to 1.28 Gbps rail-to-rail Receiver(to front-end)
- **10.24 Gbps three-tap pre-emphasis**

- NICA_GBT_v1: the first prototype version of NICA_GBT with full analog sub-modules.
- Total pins: 166 Die size: 2880 x 4000 µm (Dimensions shown in the picture will shrink to 90%)
- Dual-row wire-bonding pads used in this version for test, and will be replaced by BGA package in the next run.
- Scheduled to be submitted on October 16th 2022, tested in March 2023.
- Digital function is under design and will be included in NICA_GBT_v2.



MPD - ITS







NICA_GBT, NICA_LD and NICA_TIA ASIC



NICA_LD and NICA_TIA overall layout



- NICA_LD and NICA_TIA designs are combined into one chip for test and verification.
- Die size: 1400 * 2000 μm •
- Four independent channels. Two channels are laser driver designs and two channels are TIA designs.
- Different data-rate and power consumption versions.
- Scheduled to be submitted on October • 16th 2022, tested in March 2023.







Joint Research Proposal

RSF-NSFC Cooperation: Possibility for Joint Russian-Chinese **Project Proposals**

2023-2025 Joint Project Description Template

A complete proposal in this competition consists of the joint project description (following this document) and the specific documents, necessary for both funding organizations respectively (for Chinese Scientists – following the NSFC rules, for Russian scientists – following the RSF competition documentation). The proposal must be written in English. There is a strict limit of 20 pages for the joint project description (font size: 11 or 12, line spacing: 1.15). Applicants are obliged to ensure that the project description contains sufficient information for evaluation.

Core data

Title of the Research Project

Title in English: Fast data processing through real-time AI for NICA/MPD and future EicC detectors

Title in Russian: Быстрая система обработки данных на основе ИИ в режиме реального времени для MPD и будущих экспериментов на EicC Title in Mandarin: 应用于 NICA/MPD 和未来 EicC 探测器上基于实时人工智能 的快速数据处理

Project Partners

Name and affiliation of the Chinese Principal Investigator Name (in both English and Mandarin), title: 王亚平, Yaping Wang, Professor Host Institution: Central China Normal University (CCNU) Contact telephone number and E-Mail address: 86-13697332703, wangyaping@mail.ccnu.edu.cn

Name and affiliation of the Russian Principal Investigator Name (including Patronymic name), title: César Ceballos Sánchez, Staff Scientist Host institution: Joint Institute for Nuclear Research (JINR) Contact telephone number and E-Mail address: +7 9261486684, ceballos@jinr.ru

<u>Tasks</u>

- selected physics signal.
- •
- •
- streaming readout unit.

Partner A's work (China): Task 2, Task 3, Task 4.



Task 1 - Physics simulations, tracking and selective streaming system design and algorithm development: (1) Simulated data generation for selected physics; (2) Co-design of physics-aware artificial system to detect

Task 2 - AI model development based on Graphic Neural Network (GNN), and the GNNs are adopted for handling sparse detector images and identifying interesting tracks.

Task 3 - FPGA board development for the Streaming AI Trigger System.

Task 4 - Integrated selective streaming readout of the MPD/IT detector, the related electronics hardware development and the FPGA implementation of the machine learning algorithm.

Task 5 – Built a standalone test station comprising the front-end electronics of MPD-ITS detector plus the

Partner B's work (Russia): Task 1, Task 4, Task 5.









