Система считывания света в жидком аргоне модульной ТРС ближнего детектора эксперимента DUNE

Научно-методический семинар ЛЯП

Селюнин Александр Сергеевич, 09.03.2023



Содержание

- Вступление:
 - эксперимент DUNE
 - Ближний детектор DUNE
 - Жидкоаргоновая ВПК
 - Зарядовая и световая системы
- Компоненты световой системы
- пучке нейтрино.
- Подготовка к испытаниям полноразмерного модуля ВПК
- Планы на 2024-2026 гг.

• Прототип 2x2. Результаты испытаний в Берне. Подготовка 2x2 для тестов на

Эксперимент DUNE

- Ускорительный нейтринный эксперимент с длинной базой (1300 км)
- Последователь эксперимента NOVA
- Два детекторных комплекса: ближний и дальний детектор
- Нацелен на изучение параметров осцилляции нейтрино, иерархии масс нейтрино, фазы нарушения СР инвариантности





DUNE Near Detector



DUNE ND-LAr TPCs

 $5 \times 7 = 35 \text{ TPC modules}$

By J. Raaf

Key Design Features:

Active size:

5m deep, 7m wide, 3m tall \rightarrow For ν signal containment

Signal rate: ~10 M / yr

Modular design:

- 5 x 7 hermetic TPC modules
- 3m active height
- Minimal inactive material
- Material density (G10) similar to LAr
- Short drift (50 cm)
- Pixelated charge readout
- Optical segmentation
- High-performance light detection
- → System reliability and capability to operate in high-rate environment

ND module size – 1m x1m x 3m

Light detectors are along the electric field

Intention of the Light detection system

- Provide t0-trigger for track correction
- Resolve pile-ups and associate tracks in time
- Assign detached energy events (~ns)

An event display of the visible energy for a typical spill from the 1.2 MW beam spill coming from the LBNF neutrino beam. The large number of crossing muons and multiple neutrino interactions can be seen along with the segmentation offered by the modular structure of the ND-LAr system

2x2 Modules: 0.75m x 0.75m x 1.6m

By J. Raaf

Charge readout

- Pixel Size $4x4 \text{ mm}^2$, Pitch = 4.4 mm, 4900 pixels
- LArPix ASIC reads out up 64 pixels
- Pixel tile 300x300 mm (prototype), 100 ASICs
- Full Scale Demonstrator: ~ 300x500 mm

Institutions: LBNL, Caltech, CSU, Rutgers, UC-Davis, UC-Irvine, UCSB, UPenn, UTA

 \bullet Drift velocity ~ 180 µs / 30 cm @ 0.5kV

◆MIP energy loss 2.1 MeV / cm

◆Electron-Ion pair energy 23.5 eV

✦Recombination ~0.6 @ 0.5kV

◆Pixel size ~ 4 mm -> $2 \cdot 10^4 e^-$ per MIP

 \clubsuit Resampling time 2.2 µs -> Time pixel ~ 4 mm

Hit time stamp ~ 100 ns -> Spacial resolution ~ 0.15 mm

https://argoncube.org/tracks.html

https://argoncube.org/tracks.html

Multi vertex interaction.

Neutrino like event with two pions and a proton.

Neutrino like event with a muon and three protons.

https://argoncube.org/tracks.html

Light detectors

- Heavier

Both approaches are based on shifting UV light (128 nm) into visible (425 nm) by TPB

- No spacial resolution in depth

Light detectors

ArCLight

The dichroic film is fixed on an aluminum plate

LCM

1x1mm groove for glue

PTFE containers for bundle's fibers (capillary effect)

Coated film is removed from aluminum plate

To process with MCD diamond tool Apply polishing machine for fabric optical connectors

Change all the components to polycarbonate

Cold electronics

- PCB with SiPMs is attached to the LCM
- PCB connected to E-pcb board with embedded pre-amps by means of pins

- Cold preamps (LMH6624) Gain ~ 5
- Power ~ 30-40~mW each @ BW of ~ 30MHZ (~10 ns rise time).
- Interface to 3 SiPM boards (3 LCMs or 1 ArCLight)
- Metal screens use to cancel clock pick up from Charge readout.
- Samtec connectors
- Left and right boards

Front-end electronics

- Variable gain from 0 to 26 dB
- 2x2 Version 24 channels/module. Drivers to long signal line
- FSD Version 60 channels/module. No long lines
- Adapter board: Interface Microcoax cables to VGA and SiPM PS and Preamps power
- •2x2 Version Controlled by means of external analogue signal (VGA control unit DAC+RPi)
- •FSD Version Controlled via CAN-open (DAC onboard)

ADC

- 14-bit @ 62.5 MS/s (16 ns) Buffer of 2 kSamples = 32 μ sec, full range ± 1V
- Analog inputs on **2x32 channel Diff-pairs connectors**
- Self-triggering mode by a digital threshold
- 64 channels, 1-unit wide 6U VME64 module, standalone
- VME64 VXS
- Optical link 10 Gbps
- ADC stream UDP/TCP data packets via M-link MStream ADCs
- White Rabbit protocol with 8 ns timestamp, <100 ps clock sync
- Spill = 10 μ sec, Light pulse ~ few μ sec, ADC window ~ 32 μ sec

Synchronization with other subsystems by means of absolute time given by GPS

SiPM power supply

Main Features:

- VME mechanics
- Based on AD5535B chip
- Voltage up to 200 V, 14-bit
- Max current 500 μ A/ch
- •CAN-open protocol

Design by Marathon Company (MSU)

JINR is the License owner

Calibration system

Module assembly at Bern

Module assembly at Bern

Light system electronics shipped to Bern

VGA board + Adaptor card for input micro coaxial cables

Bias Power Supply

PS control unit

ADC board

VGA control unit

Module test at Bern

to correction using light detection system

Event 46, ID 130 - 2021-04-02 04:17:37 UTC

charge [10³ e]

Event 46, ID 130 - 2021-04-02 04:17:37 UTC

Light system performance

Light system performance

pile-up ~ 3-5 events/10us

100 ns, LED double pulse

Light system performance

Spatial resolution (preliminary, Bern simulation)

ArCLight spatial resolution reconstructed from SingleCube data (Vertical direction)

Light Readout spatial resolution simulation

for ArgonCube TPC (Vertical direction)

Common spatial resolution along beam ~ 2 cm

Light Readout spatial resolution simulation

for ArgonCube TPC (along beam direction)

Module Performance Summary

	Module-0	Module-1	Module-2
LRS PDE: LCM	0.6%	0.7%	0.7%
LRS PDE: ArCLight	0.06%	0.2%	0.2%
LRS threshold	~ 5 MeV	~ 1.6 MeV	< 1.6 MeV
LRS timing	< 2 ns	1.2 ns	1.2 ns
LRS inactive channels ¹	8.3%	1.0%	0%
CRS threshold	5.8 ke- (~1/4 MIP)	4.5 ke- (~1/5 MIP)	7.5 ke- (~2/5 MIP
CRS noise	920 e-	920 e-	830 e-
CRS inactive channels ²	7.8%	2.4%	9.0% ³
Electron lifetime	> 2 ms	> 2 ms	> 2 ms
Maximum electric field tested	1 kV/cm	0.5 kV/cm	0.8 kV/cm

By B. Russel, I. Kreslo

_	_	_	_	

2x2 Demonstrator

Electronic review at Fermilab 2022

DUNE-doc-#	Title	¢	Author(s)	\$ Topic(s)	\$ Last Updated 🗢
<u>25617-v5</u>	Light Readout System DC distribution diagram for ArgonCube 2x2		Alexander Selyunin	ArgonCube2x2	12 Jul 2022
<u>25657-v2</u>	Light Readout System VGA control module ORC		Alexander Selyunin	ArgonCube2x2	09 Jun 2022
<u>25655-v1</u>	Light Readout System SiPM PS PCB ORC		Alexander Selyunin	ArgonCube2x2	08 Jun 2022
<u>25653-v2</u>	Light Readout System Adapter card ORC		Alexander Selyunin	ArgonCube2x2	08 Jun 2022
<u>25650-v1</u>	Light Readout System SiPM PS control board ORC		Alexander Selyunin	ArgonCube2x2	08 Jun 2022
<u>24754-v3</u>	Light System ADC64ve_v3.2		Alexander Selyunin	ArgonCube2x2	02 Jun 2022
<u>24868-v3</u>	Light System VGA board		Alexander Selyunin	ArgonCube2x2	01 Jun 2022

Modules preparation for 2x2 at Fermilab

- 3 Modules delivered to FNAL
- QA/QC testing after shipment
- 2x2 cryostat installed

Key Documents for Preliminary Design Review

nt Readout Documentation Description	
Top level folder for Light Readout documentation	https://edms.cern.ch/project/CERN-0000217529
Spreadsheet with all ND-LAr requirements, see sheet "Light Readout (06)"	https://edms.cern.ch/document/2589287
Interface control documents (ICDs) internal to the ND-LAr Consortium	https://edms.cern.ch/project/CERN-0000223195
Collection of analyses write-up: FEAs, bench testing, 2x2 prototype evaluations	https://edms.cern.ch/project/CERN-0000231222
Subsystem QAQC plan with focus on high-level QAQC test plans	https://edms.cern.ch/document/2587876
Subsystem Manufacturing plan with focus on manufacturing methods of key items	https://edms.cern.ch/document/2605604
Subsystem Procurement plan with focus on procurement management of key items	https://edms.cern.ch/document/2605605
Spreadsheet with previous review recommendations, see "Light Readout"	https://edms.cern.ch/document/2741842
High-level cost estimate for ND-LAr and subsystems	https://edms.cern.ch/document/2742778
High-level "one-pager" schedule for ND-LAr Consortium activities	https://edms.cern.ch/document/2603073
Solidworks "Pack & Go" and Parasolid exports of CAD models	https://edms.cern.ch/project/CERN-0000230732
Subsystem mechanical component drawings	https://edms.cern.ch/project/CERN-0000218197
Subsystem assembly drawing	https://edms.cern.ch/project/CERN-0000218198
Subsystem parts list	https://edms.cern.ch/project/CERN-0000220723
Subsystem electrical schematics and board layouts	https://edms.cern.ch/project/CERN-0000218199
Specification of electrical cables/wiring 31	https://edms.cern.ch/project/CERN-0000217668
	DescriptionTop level folder for Light Readout documentationSpreadsheet with all ND-LAr requirements, see sheet "Light Readout (06)"Interface control documents (ICDs) internal to the ND-LAr ConsortiumCollection of analyses write-up: FEAs, bench testing, 2x2 prototype evaluationsSubsystem QAQC plan with focus on high-level QAQC test plansSubsystem Manufacturing plan with focus on manufacturing methods of key itemsSubsystem Procurement plan with focus on procurement management of key itemsSpreadsheet with previous review recommendations, see "Light Readout"High-level cost estimate for ND-LAr and subsystemsHigh-level "one-pager" schedule for ND-LAr Consortium activitiesSoldworks "Pack & Go" and Parasolid exports of CAD modelsSubsystem mechanical component drawingsSubsystem parts listSubsystem parts listSubsystem electrical schematics and board layoutsSpecification of electrical cables/wiring31

LCM for Full Scale Demonstrator (FSD)

FSD Version ~ 30 m of **WLS** fiber

Cryogenic stand at JINR

We use ²⁴¹Am α -source

Purchase LAr from Kurchatov's Institute Purity of LAr at level 10⁻⁵ - 10⁻⁶

Studies with real LAr signal -> pre-test of the readout chain in LAr

Cold PCB for FSD

2x2 Version

- E-PCB carrying 6 preamps
- Cold preamps (LMH6624) Gain ~ 5
- Power ~ 30-40~mW each @ BW of ~ 30MHZ (~10 ns rise time).
- Interface to 3 SiPM boards (3 LCMs or 1 ArCLight)
- Metal screens use to cancel clock pick up from Charge readout.
- Samtec connectors
- Left and right boards

FSD Version

- FSD PCB carrying 6 preamps + 6 SiPM
- 6 SiPM are integrated onto the board
- Cold preamps (LMH6624) Gain ~ 5
- Power ~ 30-40~mW each @ BW of ~ 30MHZ (~10 ns rise time).
- Metal Screens
- Interface to 3 LCMs or 1 ArCLight
- SiPM number can be doubled (?)
- **Samtec** or flex cable (?) connector

Flexible PCB

- 6 SiPM board n ~ <mark>5</mark> 3W of ~

Light (?) etor

VGA for FSD

2x2 Version

- VME module
- 24 channels
- Needs adapter board for Power and Signal decoupling
- External E-PCB power
- External gain controller

FSD Version

- VME module
- 30 channels
- Onboard Power and Signal decoupling
- Onboard Cold-PCB power
- Onboard gain controller CAN-open

Планы на 2024-2026 гг.

- новые решения в криогенных тестах в Берне. 2024-2026 гг.
- Тесты матрицы модулей 2х2 на нейтринном пучке в Фермилабе 2023-2024 гг.
- Производство компонент световой системы для полноразмерного модуля ближнего детектора: электроника, детекторы, система калибровки, кабели. Испытания компонент. 2024 г.
- Тесты полноразмерного модуля в Берне. 2024-2025 гг.
- Подготовка документации по итогам испытаний полноразмерного модуля ближнего детектора для прохождения FDR (final design review). 2025-2026 гг.
- НИОКР новых типов волокон с добавкой ТРВ и тесты. 2024-2025 гг.

• Производство компонент световой системы для прототипа 5-го модуля - модуль-Х. Будут отрабатываться

• Подготовка к массовому производству компонент световой системы для Ближнего детектора DUNE. 2026 г.

Backup

Analog and digital parts in the same chip!

Charge readout timing

D. Dwyer I LArPix Overview 24 Nov. 2020 11

Total resampling time²~2.2 μ sec, precision ~ 100 ns