



Status of the HGND FEE development and integration in the BM@N DAQ

D. Finogeev, A. Izvetnyy, A. Makhnev, S. Musin
INR RAS, Moscow
March 2024



Outline

Architecture, prototyping, status and schedule:


- Front-End electronics
- Readout and control software

FEE & readout architecture

- 16 LED boards
- 32 FEE boards
- 8 Readout boards
- 3 FPGA per board
- 84 channels per FPGA
- 2000 channels in total



Status of the FEE board assembling




The FEE board assembled with scintillation matrix




The manufactured LED board

Status of the readout board assembling




The 2-channels TDC prototype V1 connected to HGND scintillator cells telescope



The RMS of single TDC channel is 42ps. Measured with the data generator DG2040 (Cycle-to-Cycle Jitter 5ps).

- ✓ The 100 ps FPGA TDC is designed and tested with pulse generator, cosmic muons and e- test beam [2].
- ✓ The readout board prototype V2 is designed and assembled (White Rabbit)
 - Testing the White Rabbit firmware
 - Developing the MCU firmware
 - Working on the full scale readout board in parallel
- ❑ 33 channels readout test with coupled FEE board with PCIe (LED, cosmic, test beam)
- ❑ Integration to BM@N DAQ (time synchronization, DCS, data processing)
- ❑ Assembling the full scale readout board



The readout board prototype V2:

- 33 channels via PCIe + 6 channels via SMA (LEMO)
- 20 GPIO pins (debug + trigger)
- White Rabbit facility
- MCU functional: threshold comparator control, PTC sensor.


* The only setup currently soldered on the board is the White Rabbit configuration.

Readout & trigger


- **100 ps** TDC is implemented in Kintex 7 FPGA, 84 channels per FPGA chip
- **White Rabbit** (WR) is used for event's time synchronization (8 links total):
 - TDCs use clock sourced from WR synchronous to whole BM@N
 - WR timestamps are assigned to measured events
- Ethernet UDP protocol (**IPbus** [1]) is used for data forwarding and board control
- Local network connect readout boards (8 ethernet links) with FLP
- The maximum HGND channel load is 3 kHz. The event size is 7x16 bits. The upper limit per link is not exceed **100 Mbit/s**. **The continuous readout** is implemented without busy signal.
- The trigger is processed on FLP site:
 - Trigger signal is digitized with WR timestamp in FPGA
 - Message trigger accompanied by a timestamp is transmitted via IPbus for the **trigger flags assignment to hits on the FLP site**.

[1] C. Ghabrous Larrea, K. Harder, D. Newbold, D. Sankey, A. Rose, A. Thea and T. Williams, *IPbus: a flexible Ethernet-based control system for xTCA hardware*, JINST 10 (2015) no.02, C02019.



The 100ps FPGA TDC principle of operation




The TDC is based on the Kintex-7 input serial-to-parallel converter with oversampling capability and programmable delay. The design is based on Xilinx recommendations, and uses only documented features of the FPGA within its specifications.




FPGA





The FPGA TDC time scan results



Four TDC lines and the resulting time dependence on the pulse time shift are shown. Pulses are generated by FPGA MMCM synchronously to the TDC clock with a phase step of 12.5ps. The single scan pass was taken with a digital FPGA logic analyzer.




The TDC time dependence on pulse time shift. Pulses are generated by FPGA MMCM synchronously to TDC clock, and the time step is 12.5 ps. Data was taken with PC readout, 1000 events per single time shift step.




The TDC bin width measured with pulses synchronous to the TDC clock. Left: Typical TDC bin profile taken with a synchronous time scan. Right: The TDC bin width distribution for both TDC channels. The bin width value taken at the amplitude level is 30% in the bin profile. The TDC bin width distribution RMS is **20 ps**. The main contribution to the TDC bin width distribution is the TDC line delay alignment step of 38.8 ps.

The FPGA TDC test results




HGND scintillator cells telescope is connected to 2-channels TDC prototype based on KC705 evaluation board

The time difference distribution between two FPGA TDC channels measured with the data generator DG2040 (Cycle-to-Cycle Jitter 5ps).



The RMS of single TDC channel is 42ps.


The time resolution measurements with the FPGA TDC prototype board were performed with the 280 MeV electron beam on the “Pakhra” synchrotron in LPI (Moscow, Russia).



The time difference distributions of two cells of the telescope measured with the CAEN digitizer (left) and the FPGA TDC prototype board (right). Time resolution is **146 ps** per single HGND channel.


[2] D. Finogeev, F. Guber, A. Izvestnyy, N. Karpushkin, A. Makhnev et al., *Development of 100 ps TDC based on Kintex 7 FPGA for the High Granular Neutron Time-of-Flight detector for the BM@N experiment*, DOI: 10.1016/j.nima.2023.168952

The topology of the DCS & readout software




- The detector control system consists of 2 independent modules: frontend and backend
- The backend is a C++ server running on a DCS computer in the same network with detectors.
- The server part provides write/read operations to the detectors via an IPBus connection to the control and data acquisition board.
- Frontend is the user interface for this backend. It can be implemented in various ways; the key parameters are reactivity and an ability to establish a connection via websocket with the server part.
- The current version is the Vue web application (open-source JavaScript framework).
- The interface can be run either on the DCS computer or on the operator's computer, provided that the port is available.

The threading scheme of a C++ backend



Status of the software development

- ✓ The DCS server is implemented for local operation (data is collected and stored locally)
- ✓ Data can be transmitted over TCP in MpdRawDataFormat
- ✓ The interface allows one to perform the necessary operations for reading data and controlling detector parameters
- Implementation of additional functions in the GUI (including functions for quick viewing of calibration data; editing the configuration of detectors)
- ❑ March 2024: Local testing of management and data collection from multiple boards
- ❑ March – April 2024: Implementation of PNP and RunControl protocols for control from BM@N DCS




HGND DAQ & DCS GUI current view


Conclusions

- The FEE board is assembled with scintillator board.
- The 100 ps TDC based on Kintex 7 FPGA was designed and tested
- The fully functional readout board prototype V2 was assembled (based on Kintex Evaluation board, single FPGA, 39 channels)
- Testing the White Rabbit setup
- The DCS & readout software: the backend server is implemented; next: tests with HW, integration tests
- Working on the design of the full scale readout board

BACKUP


The White Rabbit implementation





FTMv3[3F], MCU[1B] OSC_EN OSC_EN

Title		
Size	Number	Revision
A4		17
Date:	10.23.2023	Sheet of



- 20dB amplification
- $2.2 \text{ nV}/\sqrt{\text{Hz}}$ noise level
- Per-channel supplies
- Variable threshold (common for the half-layer)
- LVDS output