



National Research

**Tomsk
State
University**

L2 concentrator firmware


Vladislav Borshch
On behalf of TSU SPD electronics group

20.05.2024



L2 FPGA architecture

Legend
AXI4MM
AXI4Lite
AXI4Stream




Platform

Limited setup,
Xilinx's analog



Full setup,
possible option






L2 FPGA progress. Limited setup

Legend
AXI4MM
AXI4Lite
AXI4Stream

1G instead of 10G


1 channel instead of N channels

PCIe 1.0 instead of PCIe 3.0





AXI-Ethernet transport




Receiving logic: prepared ethernet frame gets converted to AXI Lite

Sending logic: AXI Lite command is converted to the Ethernet frame and then gets sent by the Ethernet interface



PCI C2H bandwidth

Preliminary result with various PCIe configuration



Kind of “bottleneck” because of CPU (100% load at this point). Might be investigated and optimized in case of needs