

Status of TPC LV, TPC GATE systems and FE cards tests

Electronic methods and mens of experiment laboratory:

Tchekhovski V.A. head [E-mail](#)

Litomin A.V.

Galkin Y.D.

Kunts A.V.

+outsourse

Buglak S.

Korotkiy I.



Speaker:
Yaroslav Galkin


TPC GATE systems




Front and back side of Gate with connected devices for testing PSU and 12 Gate modules simultaneously



Front and back side of 1 Gate crate, in top-12 Gate modules, in bottom PSU



Test bench for 1 module of 1 gate crate




Example of open/close transition on process, is about 2 us

TPC LV



Power cable for FEC



2 LVNg with old r-angle DSUB




DSUB 26 pin with steel case



Molex Nano-Fit 12 and 16-pin

<https://www.molex.com/en-us/products/part-detail/201444112>



Test bench for LVNg, RL ~ 4 FEC




New output capacitors:

- Ceramic CL31A107MPKNNWE ESR ~0.01 Ом (MIN на 5-10 MHz)
- Polimer T520C107M006AME025 ESR 0.025 Ом ESR @100 kHz/ +20 °C


Soldered off:

- Tantalum TAJC476K020RNJ ESR 0.500 Ом ESR @ 100 kHz/ +20 °C


FEC testing



Test bench ROC
LVNg output voltages increased to 1.8, 3.1, 3.8V




Example of 10 events data for 31 card from ROC



PCB with Ccal=2pF



Cast iron case with FEC connected by flexible PCB to PCB with Ccal



Example of SAMPA curve fitting

FEC test parameters:
AFG3152C pulse 400mV at -20dB ~ 80fC, Tran=3ns



Thank you for attention