

Status of DAQ system

Leonid Afanasyev on behalf of DAQ group

Why trigger-less DAQ?

Bunch crossing each 76 ns; crossing rate 13.1 MHz, Collision rate ~3—4 MHz (1st stage about 100kHz)→

Triggerless (or streaming) DAQ to avoid any hardware biases

Data flux was estimated for the maximum luminosity $L = 10^{32}$ cm⁻²c⁻¹ and maximum energy $\sqrt{s} = 27$ GeV. Within simplified simulation and some safety margin the data flux is estimated as 20 GBytes/s.

- No fast detectors to form a "classic" trigger signal
- No 4π detector with 100% efficiency to detect the collisions
- The wide SPD physical program eliminates a possibility of rejecting events at hardware level
- Bunch crossing time we will get from NICA via White Rabbit (probably). It will be used at event reconstructions to speed up the procedure.
- Probably the "Bunch crossing signal" can be used to reject a background/noise signal between the bunch crossing for the fast (SiPM based) detectors as a suppression signal to the Frond-End electronics or as a hardware filter based on the recorded time at the stage of data transfer.

It is the only possible "hardware trigger", better say "data rejection".


Front-end electronics for the triggerless DAQ

Front-end electronics of the detectors has to meet the requirements of a free-running DAQ


<u>General FEE requirements</u> from the DAQ system:

- Self-triggered (trigger-less) FEE operation
- Digitizing on-board
- Timestamp included in the output format global clock 125MHz
- Large memory to store the data accumulated in a time slice
- Zero suppression
- FPGA based digital output to DAQ with support of the DAQ control signals


Free-running / Streaming / Triggerless DAQ




Slice: $10-100 \mu s - to$ form a reasonable data file size Frame: 0.1-10 s – will have a continues time measurement




SPD data transfer structure



Readout chain



Time Synchronization System with WR-based delivery




White Rabbit is almost fixed as the synchronization protocol.

L1 concentrator (Current prototype)

- Cyclone 10GX (105YF780E6G)
- 8x Links for connect front-end boards (miniSAS connectors) 8 diff pairs per connector
- SFP+ 10Gb transceiver for data transmission to L2
- SFP+ transceiver for TSS (White Rabbit)

Concentrator tasks:

- Collecting data from the front-end boards
- Distribution of clock and commands from TSS
- Data integrity and timestamp control
- Slow control for FEB
- Reconfiguring front-end boards (firmware)



The results of L1 development will be presented in the next talks.

Development board for L2 concentrator

Prototype of L2 concentrator card: ZYNQ UltraScale+ FPGA Development Board Z19-P form Alinx.



The results of L2 development will be presented in the next talks.

DAQ computer part Readout Readout Readout computer for computer for computer for Readout Readout Readout Readout Readout subdetectors subdetectors subdetectors computer computer computer computer computer L2 Concentrator L2 Concentrator L2 Concentrator L2 Concentrator L2 Concentrator sub slice 0 sub slice 0 sub slice 0 16 GBTx 16 GBTx 16 GBTx 16 GBTx 16 GBTx channels channels channels channels channels sub slice 1 sub slice 1 sub slice 1 Supervisor computer sub slice # sub slice # sub slice # Run Control **Building 17 Building 14** Monitorina Distributor Builder computer Builder computer Builder computer computer sub slice 0 sub slice # sub slice 1 sub slice 0 SLICE sub slice 1 SLICE 3 sub slice # sub slice 0 sub slice 1 sub slice # Builder Builder Builder Builder Builder computer computer computer computer computer sub slice 0 sub slice 1 sub slice # **Highspeed Data Storage** slice 1 slice 2 slice 3 slice 4 slice 5 slice 6 slice 7 Highspeed Data Storage slice 0

Open questions

- The prototype of Front Electronics cards exists for RS and for Micromegas
 Tracker under development. We NEED contribution from all other detector
 groups.
- Where L1 Concentrator will be installed: inside or outsides the Range system? (e-link <10m)
- Radiation hardness of FPGA, in the case of installation of L1 Concentrator inside the Range system
- Which Time Synchronization: White Rabbit is almost fixed as the synchronization protocol.

Continue R&D


Progress

- We have prepared a paper for the NIM journal.
- We have the really working collaboration for development of the DAQ hardware:
 - JINR Dubna,
 - St. Petersburg Polytechnical University, Tomsk State University.



ОБЪЕДИНЕННЫЙ ИНСТИТУТ ЯДЕРНЫХ ИССЛЕДОВАНИЙ

JOINT INSTITUTE
FOR NUCLEAR RESEARCH





Thank you for your attentions.