

Preparing for testing the active HGND module in the upcoming run.

<u>**D.** Finogeev</u>, F. Guber, A. Izvetnyy, A. Makhnev S. Musin, D. Serebryakov INR RAS, Moscow

Analysis and Detector Meeting of the BM@N Experiment at NICA 2025 March 4

Outline

- Updates on the FPGA design
- Updates on the software design
- The support structure assembling
- Status of the HW development
- Status and plans for the HGND prototype tests at INR
- HGND prototype setup at BM@N and integration tests

Detector arrangement

- Detector for highenergy neutron flow measurement
- ToF method with TO as the "start" signal source
- 7m measurement distance
- Detector is split into 2 "blocks" for improved acceptance



FEE & readout architecture

- 16 layers with scintillation matrix 11X11
- 16 LED boards
- 32 FEE boards
- 8 Readout boards
- 3 FPGA per board
- 84 channels per FPGA
- 2000 channels in total





Status of the FPGA&TDC design

- New version of TDC_v2 fabric calculation was developed: much easier, less requirements to FPGA resources. Tested on real data in software and on the VHDL simulation.
- The sequential TDC calibration was tested in software not works, seems the calibration is NP-complete task.
- The full set delays enumeration TDC calibration was implemented in software and VHDL (TDC_v2).
- New pulse generator was implemented in FPGA for LED&LB: pulses in range from 2 ns to 8.16 us with step 13 ps
- FPGA project was optimized and cleaned up; timing constrains fixed.





The TDC channel precision. Measured with the data generator DG2040 (Cycle-to-Cycle Jitter 5ps).

The accurate TDC precision measurements:

- Pulses are asynchronous to TDC clock.
- Pulses length is various 9.8 .. 10.3 ns with step 50ps
- Source pulses jitter is 5ps

Server development status and preparation for integration into BM@N

						De	evice	S								
						Conn	ect Dison	nect								
udp.board.0: ipbusudp-2.0://172.20.75.181:50001															inage	
				E	dit co Start TDC	Uploa Uploa Calignment Start Show	for u ed channel r scan Uplo TDC calibra r board setti	dp.b	oar(1.0						
					C] Save M □ Save ☑	Run IpdRawDa raw binar Save ROO	itaFormai y format)T	t							
						3	Start Stop									
Filename:/volume/files/241021101121/241021101121 DAQ Ime: 9																
Events received Event rate Bitrate Bytes received																
udp.board.0 346712 36448 1166367 11094784																
						S	tatus	5								
							Control									
	RESET PULSER										ADD					
	tdc reset	pls reset	pls phase step	pls rate	pls phase scan	pls clk async	SW0	SW1	SW2	SW3	SW4	LB0	LB1	pls wr timepulse ena	WR VCXO man ctrl	
ALL	Push	Push	Push	0x4 set	10	10	10	10	10	10	10	10	10	10	10	
udp.board.0	Push	Push	Push	0x6 1s ago 0x0 set	0 1s ago	1 1s ago 10	1 15 ago 1 0	1 1s ago 10	1 1s ago 10	1 1s ago 10	1 1s ago 10	0 1s apo 10	0 1s ago 10	0 1s ago	1 1s ago 10	
						Gen	eral stat	tus								
Board ID	TDC clk	ready W	R link up	WR time va	bild											
udp.board.0	00001 1s ag	111 °	1 1s ago	0 1s ago												
						FP	GA statu	15								
Board ID	Active time		WR timestamp		WR cycles	Firmware compilation timestamp			tion	FPGA VCCINT		FPGA VCCAUX		FPGA Temperature		
udp.board.0	81932s (22:45:32) 1s ago		945086s (262:31:26) 300	0.449s 1s ago		21-10-2	4 12:37:5	9	1	1.0 1s ago		1.8 1s ago		36.6 1s ago	

- Implemented FPGA control from the server graphical interface.
- Tested server fault tolerance during long-term data acquisition (from 3 days without intervention).
- Primary data processing and QA from the interface.
- Up to 500 Mbps when testing with 1 board; Up to 800 Mbps when testing with 2 boards.
- Online event sorting and data publishing via TCP: 2.6 MHz event rate with a trigger frequency of 10 kHz (local loopback).
- The server is ready for testing control from DCS BM@N with real equipment and recording data from space.
- Working on:
 - Multiple input trigger logic implementation

HGND readout v2 prototype (39 channels) based on the Kintex 7 evaluation board (KC705)



Status of the HW development

The full functional HGND prototype was assembled

- ¹/₄ of matrix SiPM & LED channels
- Ethernet readout
- White Rabbit synchronization
- PCIe connector for scintillation matrix
- Temperature sensor
- SiPM threshold DAC control
- Match HGND geometry



Readout board in under development: layout is finished; design routing



- Two new evaluation boards connected to server
- Two addons manufacturing estimation: end of March



HDND geometry



¼ matrix readout prototype



HGND geometry sketch

HDND geometry





Mechanical support assembly progress

- 2 modules of the neutron detector with copper absorbers are assembled and installedon a movable stand
- Dimensions of the stand: 80x100x300 cm
- Total weight: $\sim 1000 \text{ kg}$





Planned HGND assembly with one module at the next session on



BM@N

¹/₄ matrix readout prototype (33 ch)



Planned location of the stand with 1 HGND module at the next session on BM@N



The HGND prototype tests with cosmic muons

muon



Mean 0.3316 Std Dev 0.2719 χ^2 / ndf 8.983 / 5 Prob 0.1098 Constar 88.98 ± 5.62 Mean 0.3419 ± 0.0152 0.2578 ± 0.0199 Sigma Time resolution [top cell - matrix]: 190ps 45 **E** Mean -3.003 Std Dev 0.3125 γ^2 / ndf 10.51 / 7 Prob 0.1615 38.81± 3.40 Constar 30 25 20 15 10 5 -2.994 ± 0.020 Mean 0.2689 ± 0.0224 Sigma

Time resolution [telescope cells]: 182ps

The time correlated events: bottom cell – matrix



Cosmic runs was collected in two configuration:

- Normal position (like placement on the BM@N)
- Horizontal position with 2 cells telescope
- ✓ Results shows the same time resolution between telescope connected via SMA and matrix connected via PCIe: 182 and 190 ps per channel.

PCIe 1

PCIe 2

- Testing all functionality: readout, LED calibration, temperature sensor, geometry, light-isolating
- ➢ FEE Mass-production

The test of time synchronization and multiple links readout is planned



- Three board are connected to WR switch and readout server and detect same cosmic muon track
- Generated events are mixed in for emulation real event rate per link
- Will allow to test:
 - Time synchronization
 - > Trigger selection
 - Data acquisition
 - > DCS control



HGND Proto assembly



Planned setup at BM@N: two steps

<u>Step 1</u>: the setup allows testing:

- 1. HGND control via common DCS
- 2. Data readout: rate + digitizing
- 3. White Rabbit events timestamps
- 4. Trigger selection & synchronization

Step 2: the setup allows testing (additionally) :

- 1. HGND real time resolution
- 2. Physics events time correlation
- 3. FEE behavior in real beam conditions
- 4. Detector events load

HGND proto setup at BM@N





Conclusions

- Status of the HGND readout development:
 - ✓ Good progress on firmware and software
 - \checkmark Routing the readout board is in progress
 - ✓ Doing final tests before FEE mass-production
 - > Next steps:
 - multi-boards test
 - Integration prototype into BM@N

Thank you for your attention!

BACKUP

Detector "block"

- Each block consists of:
 - A VETO-layer
 - 8 Cu absorbers
 - 8 sensitive layers
 - 11x11 grid of scintillations each
- Assembly is light-tight and aircooled
- Framing is built with light-weight Al profiles



Readout & trigger

- *100 ps* TDC is implemented in Kintex 7 FPGA, 84 channels per FPGA chip (2000 total)
- *White Rabbit* (WR) is used for event's time synchronization (8 links total):
 - $\circ~$ TDCs use clock sourced from WR synchronous to whole BM@N
 - WR timestamps are assigned to measured events
- Ethernet UDP protocol (*IPbus* [1]) is used for data forwarding and board control
- Local network connect readout boards (8 ethernet links) with FLP
- The maximum HGND channel load is 3 kHz. The event size is 7x16 bits. The upper limit per link is not exceed *100 Mbit/s*. *The continuous readout* is implemented without busy signal.
- The trigger is processed on FLP site:
 - Trigger signal is connected to TDC channel and digitized with WR timestamp in FPGA
 - Message trigger accompanied by a timestamp is transmitted to FLP for event selection

TDC Time Over Threshold (TOT)

qdc [V*ns]

20

15

10

20

30

10

0



Amplitudes vs TOT time with analytical forecast

hTotQDC_sample_101_pfx

13427

39.58

9.058

6.279

5.191

 0 ± 0.0

 0.05 ± 0.00

 $\mathbf{8.8} \pm \mathbf{0.0}$

100

 4.411 ± 0.000

0

2.664e+05 / 68

Entries

Mean Mean y

Std Dev

 χ^2 / ndf

Prob

offset

р

tau

RC

70

80

90

ToT [ns]

Std Dev y

• TOT amplitude resolution is in range 14 - 22%

50

• Is used for time slewing correction

[2] N. Karpushkin, D. Finogeev, F. Guber, D. Lyapin, A. Makhnev et al., Analytical description of the time-over-threshold method based on time properties of plastic scintillators equipped with silicon photomultipliers, DOI: 10.1016/j.nima.2024.169739

60

- The threshold is tunable around 20 mV
- Signals length range is 20 60 ns
- Signals less than 6.4 ns are rejected for noise reduction
- Dead time is tunable in range 30 200 ns for comparator jitter filtering
- Minimum TOT time and dead time available in FPGA TDC are 3.2 ns





FPGA TDC and calibration pulser clocks layout







