




Update on SPD FEE


Vitalii Bautin
20 MAR 2025
for the Straw Team


On-Chamber Motherboards













VMM3a FEE Prototype


VMM3A FEB designed





Fe55 Source, Ar/CO₂ 70:30 Mixture



timediff_28





Timing resolutions obtained from a readout board equipped with VMM3a, MCU, and differential drivers for the internal ADC of the MCU with test pulses (300 fC) and different TAC slopes.

	TAC slope 100 ns	TAC slope 350 ns	TAC slope 650 ns
Slew rate	10 V/ μ s	2.8 V/ μ s	1.5 V/ μ s
Bin size	30 ps	110 ps	200 ps
Timing resolution	70 ps	230 ps	440 ps

Extremely Preliminary

DC/DC with Magnetic Field


RIGOL

DP932A

Programmable DC Power Supply


LXI

13.997
0.055
Set 14.000 V 01.000 A
OVP 35.200 V OFF
OCP 03.300 A OFF
CV 0.000 V 0.000 A 0.000 V 0.000 A
0.000 V 0.000 A 0.000 V 0.000 A




WIAH3
J. P. Hirsch







Power Efficiency (600mW Load)



DC/DC Input Current (600mW Load)





Without DC/DC VMM3a consumption is 600mW @ 1.2V (500mA)



20mVpp pulsations so far. To be improved

HV Segmentation



Tests of the solid state relay for the STT readout boards at 3000 V