

Status of the HGND DAQ tests

D. Finogeev, F. Guber, A. Izvetnyy, A. Makhnev S. Musin, D. Serebryakov INR RAS, Moscow

14th Collaboration Meeting of the BM@N Experiment at NICA 2025 May

Outline

- Updates on the software design
- Status of the HW development
- Updates on the FPGA design
- Status of the HGND prototype tests at INR
- HGND prototype setup at BM@N and integration tests

Detector arrangement

- Detector for highenergy neutron flow measurement
- ToF method with TO as the "start" signal source
- 7m measurement distance
- Detector is split into 2 "blocks" for improved acceptance



FEE & readout architecture

- 16 layers with scintillation matrix 11X11
- 16 LED boards
- 32 FEE boards
- 8 Readout boards
- 3 FPGA per board
- 84 channels per FPGA
- 2000 channels in total





Readout & trigger

- *100 ps* TDC is implemented in Kintex 7 FPGA, 84 channels per FPGA chip (2000 total)
- *White Rabbit* (WR) is used for event's time synchronization (8 links total):
 - $\circ~$ TDCs use clock sourced from WR synchronous to whole BM@N
 - WR timestamps are assigned to measured events
- Ethernet UDP protocol (*IPbus* [1]) is used for data forwarding and board control
- Local network connect readout boards (8 ethernet links) with FLP
- The maximum HGND channel load is 3 kHz. The event size is 7x16 bits. The upper limit per link is not exceed *100 Mbit/s*. *The continuous readout* is implemented without busy signal.
- The trigger is processed on FLP site:
 - Trigger signal is connected to TDC channel and digitized with WR timestamp in FPGA
 - Message trigger accompanied by a timestamp is transmitted to FLP for event selection



HGND readout v2 prototype (39 channels) based on the Kintex 7 evaluation board (KC705)



Server development status and preparation for integration into BM@N

D	URI												
udp_board_0	chtcp-2.0://localho	st:10203?target=172	20.75.35:50001										
udp_board_2	chicp-2.0://localho	st:10203?target=172	20.75.181:5000	1									
n		Stoppe	a F	lun info									
ROOT		~		Run folder /volume/files/2	85_04_29_10_	42_37_2b_sy	ne						
wo boards, sync pulse	ır, 3 ch			Source	Evt rate	Bitrate	Events oo	lieoted	Data collected	Trigger	rate Ev	ents in buffer	Words in buff
			/	events	1.2 K/s	36 KiB/s	320 K		9.8 MIB	0./s	0		0
			~										
	Start Stop)	~	udp_board_0	388 /s	12 KiB/s	107 K		3.3 MB	D/s	a		0
	(i) Slart (i) Slop		2	udp_board_0 udp_board_2	388 /s 775 /s	12 KIB/s 24 KIB/s	107 K 213 K		3.3 MB 6.5 MB	0/s 0/s	0		0
ontrol Board ID	💮 Start 🜒 Stop	TDC Rec.	rt	udp_board_0 udp_board_2	388 /s 775 /s	12 KiB/s 24 KiB/s PL8 Rec	107 К 213 К		3.3 MB 6.5 MB	0./s 0./s	0 0		0
ontrol Boerd ID > ALL	⊕ Start 🕢 Stop	TDC Res	nt	udp_board_0 udp_board_2	388 /s 775 /s	12 KIB/s 24 KIB/s PL8 Rec	107 К 213 К	0	3.3 MB 6.5 MB	0./s 0./s	0 0	٥	0
ontrol Board ID > ALL Board ID	Skut (a) Skop Threshold	TDC Reso pis rate	nt pic phase coan	udp_board_0 udp_board_2 C plc olk acyno	388 /s 775 /s 8W0	12 KB/s 24 KB/s PL 8 Rec BW1	107 K 213 K et	C 8W3	3.3 MB 6.5 MB	0/5 0/5 PI LB0	0 0 L8 step	© pis wr timepulse ena	0 0 WR VCX0 msn otrl
ontrol Board ID > ALL Board ID ~ ALL	Start Stop	TDC Reso pis rate	t l 0	udp_board_0 udp_board_2 c pls olk asyno 1 0	388 /s 775 /s 8W0	12 KB/s 24 KB/s PL 8 Rec 8W1	107 K 213 K et 8w2	¢ 8₩3	3.3 MB 6.5 MB 8W4	0/5 0/5 P LB0	0 0 L8 ctsp	C pis wr timepuice ena 10	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
antrol Board ID > ALL Board ID > ALL	Start	TDC Rest	tt	udp_board_0 udp_board_2 c pls oik acyno 0 s apo	388 /s 775 /s 8W0 10 0 s spo	12 KB/s 24 KB/s PL 8 Rec 8W1 1 0 0 s spo	107 K 213 K et 8W2 1 0 0 s apo	C 8W3 1 0 0 c ago	3.3 MB 6.5 MB 8004 10 0 cs spo	0/s 0/s P LE0 0 sgo	0 0 L8 ctsp LB1 0 c ago	C pic wr timepuice ena 1 0 0 c sapo	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ontrol Board ID > ALL Board ID Water of the state	Start S	TDC Rest pis rate cm d. bx0 65 apo cm d.	t pic phace coan 0 ago 1 0	udp_board_0 udp_board_2 udp_board_2 c plc olk acyno 1 0 0 c apo 1 0	388 /s 775 /s 8000 1 0 0 5 ago 1 0	12 KB/s 24 KB/s PL 3 Rec 8W1 1 0 0 s ago 1 0	107 K 213 K et 8w2 0 0 s ago 1 0	C 8W3 1 0 0 c ago 1 0	3.3 MB 6.5 MB 8004 10 0 c ago 10	0 /s 0 /s Pi LE0 1 0 0 s ago 1 0	0 0 L8 ctop	C pic wr timepuice ena 1 0 0 c ago 1 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ontrol Boerd ID → ALL Boerd ID → ALL udp_board_0	Start S	TDC Ree pic rate	t pic phase coan 0 c ago 0 c ago 0 c ago 0 c ago 0 c ago	udp_board_0 udp_board_2 udp_board_2	388 /s 775 /s 3000 0 c spo 1 0 1 spoo	12 KB/s 24 KB/s PL3 Rec BW1 0 0 8 800 1 0	107 K 213 K et 8002 0 5 800 1 0 1 5 800	C 8W3 10 05 ago 10 10	3.3 MIB 6.5 MIB 8004 10 0 0 0 0 0 0 0 0 1 0 1 0 10	0 /s 0 /s P LE0 1 0 0 spo 0 spo	0 0 L8 step LB1 0 0 s ago 0 0 s ago	C pic wr timepuice ena 1 0 0 c spo 1 0 0 c spo 1 0 0 c spo 1 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Board ID	Aotive time	WR timestamp	WR oyoles	Firmware compliation date	FPGA VCCINT	FPGA VCCAUX	FPGA Temperature
udp_board_0	0 days 21 hrs 39 min 29 sec	0 days 0 hrs 0 min 55 sec.	0.230 s	23.03.2025 22:16:33	1.0	1.8	40.9
	0s ago	0s ago	0s ago	0s ago	0s ago	0s ago	0s ago
udp_board_2	0 days 22 hrs 28 min 30 sec	0 days 0 hrs 0 min 55 sec	0.230 s	23.03.2025.22:16:33	1.0	1.8	40.0
	0s ago	0s ago	0s ago	0c.ago	0s ago	0s ago	05 ago

Additional status	Additional status
Additional status	Additional status
WOMON	1022007 1022000
	100000



- Web interface: status & configuration
- Global DAQ + DCS
- Standalone data acquisition
- BM@N integration to be tested
- Crucial facilities was tested
- Working on minor tasks

Status of the HW development

Readout board routing status *Feb 25*

• Elements placement done.







Completed Routing Design:

- ✓ Power control circuits
- ✓ FPGA peripheral connection
- ✓ SiPM bias voltage generator

Pending routing tasks:

- Clocks generator
- □ MCU peripheral connection
- □ FPGA TDC connections
- □ TDC loopback MUX connections

FPGA firmware development status: working on cross FPGA link



- The slave FPGAs are connected to the master FPGA via full-duplex LVDS lines.
- The connection is implemented using the (IO)SERDESE2 FPGA primitive. Phase alignment is achieved using IDELAYE2 primitive (fixed delay).
- 250 MHz SDR (250 Mbps) is equivalent to an event rate of 10 kHz per channel (84 ch. per FPGA)
- The link supports the transmission of:
 - Detector data
 - Configuration commands
 - White Rabbit (WR) timestamps (fixed latency)
 - Service messages
- Design features: Flexible setup and scalability.
- Current Status: Functionality verified in VHDL simulation.

Status of the HW development

The full functional HGND prototype was assembled.

- Based on readout board proto #1
- ¹/₄ of matrix SiPM & LED channels
- Ethernet readout
- White Rabbit synchronization
- PCIe connector for scintillation matrix
- Temperature sensor
- SiPM threshold DAC control
- Match HGND geometry



Readout board proto #2

• Standalone tests



Readout board proto #3Assembling





HDND geometry



¼ matrix readout prototype



HGND geometry sketch

The HGND prototype tests with cosmic muons



The time correlated events: bottom cell - matrix



Cosmic runs was collected in two configuration:

- Normal position (like placement on the BM@N) ٠
- Horizontal position with 2 cells telescope ٠
- Results shows the same time resolution between telescope connected via SMA and \checkmark matrix connected via PCIe: 182 and 190 ps per channel.
- Testing all functionality: readout, LED calibration, temperature sensor, geometry, \geq light-isolating
- **FEE Mass-production** \geq

WR cross board synchronization test



- Two prototype readout boards are synchronized using a White Rabbit switch.
 - Proto #1 receives pulses from two channels.
 - Proto #2 receives pulses from a single channel.
- The intrinsic jitter of the **DG2040** generator is **5 ps**.
- The TDC channel's time resolution is **30 ps**.
- The time difference distributions (both cross-board and single-board) is 42 ps and match the TDC's resolution.





14

Planned location of the stand with 1 HGND module at the next session on BM@N



Planned HGND assembly with one module at the next session on BM@N



¹/₄ matrix readout prototype (33 ch)



HGND Proto assembly



Planned setup at BM@N: two steps

<u>Step 1</u>: the setup allows testing:

- 1. HGND control via common DCS
- 2. Data readout: rate + digitizing
- 3. White Rabbit events timestamps
- 4. Trigger selection & synchronization

<u>Step 2</u>: the setup allows testing (additionally) :

- 1. HGND real time resolution
- 2. Physics events time correlation
- 3. FEE behavior in real beam conditions
- 4. Detector events load

Conclusions

- Status of the HGND readout development:
 - \checkmark Working on firmware and software.
 - \checkmark Routing the readout board is in progress.
 - \checkmark Two boards WR synchronization test done.
 - $\checkmark\,$ Ready for Integration prototype into BM@N and tests on the beam.

Thank you for your attention!

BACKUP

HGND proto setup at BM@N





HDND geometry





Detector "block"

- Each block consists of:
 - A VETO-layer
 - 8 Cu absorbers
 - 8 sensitive layers
 - 11x11 grid of scintillations each
- Assembly is light-tight and aircooled
- Framing is built with light-weight Al profiles



The FPGA TDC test results

TDC bins with for all 39 channels: mean value, RMS, equivalent LSB precision. Calculated with synchronous scan bs CH bins Mean CH bins $\sigma_{\text{LSB}_{\text{EQ}}}$ 120 CH bins RMS 100 8 6 4 20 CH The equivalent LSB precision is ~30ps. i=N-1BinWidth³[i] $LSB_{EQ} =$ $\left| \overline{\sum_{i=0}^{i=N-1} BinWidth[i]} \right|$ $\begin{cases} BinWidth[\forall i] = 100ps \\ \sigma_{LSB EQ} = 29ps \end{cases}$

PROTO_V2

[4] N. Lusardi et al., "Quantization noise in non-homogeneous calibration table of a tcd implemented in fpga," DOI:10.1109/NSSMIC.2014.7431149

 $\sigma_{LSB_EQ} =$



The TDC channel precision. Measured with the data generator DG2040 (Cycle-to-Cycle Jitter 5ps).

The accurate TDC precision measurements:

- Pulses are asynchronous to TDC clock.
- Pulses length is various 9.8 .. 10.3 ns with step 50ps
- Source pulses jitter is 5ps

TDC Time Over Threshold (TOT)



- The threshold is tunable around 20 mV
- Signals length range is 20 60 ns
- Signals less than 6.4 ns are rejected for noise reduction
- Dead time is tunable in range 30 200 ns for comparator jitter filtering
- Minimum TOT time and dead time available in FPGA TDC are 3.2 ns

hTotQDC_sample_101_pfx qdc [V*ns] Entries 13427 39.58 Mean Mean y 9.058 20 Std Dev 6.279 Std Dev y 5.191 χ^2 / ndf 2.664e+05 / 68 Prob 0 15 0 ± 0.0 offset 0.05 ± 0.00 p 4.411 ± 0.000 tau 10 RC 8.8 ± 0.0 10 20 30 80 90 100 0 50 60 70 ToT [ns]

Amplitudes vs TOT time with analytical forecast

- TOT amplitude resolution is in range 14 22%
- Is used for time slewing correction

[2] N. Karpushkin, D. Finogeev, F. Guber, D. Lyapin, A. Makhnev et al., Analytical description of the time-over-threshold method based on time properties of plastic scintillators equipped with silicon photomultipliers, DOI: 10.1016/j.nima.2024.169739



FPGA TDC and calibration pulser clocks layout





The topology of the DCS & readout software



- The detector control system consists of 2 independent modules: frontend and backend
- The backend is a C++ server running on a DCS computer in the same network with detectors.
- The server part provides write/read operations to the detectors via an IPBus connection to the control and data acquisition board.
- Frontend is the user interface for this backend. It can be implemented in various ways; the key parameters are reactivity and an ability to establish a connection via websocket with the server part.
- The current version is the Vue web application (open-source JavaScript framework).
- The interface can be run either on the DCS computer or on the operator's computer, provided that the port is available. 27

The threading scheme of a C++ backend

