


TFC Development Status

M. Sc. Vladimir Sidorenko
PI: Prof. Dr.-Ing. Dr. h. c. J. Becker

Institut für Technik der Informationsverarbeitung (ITIV)



TFC system


Goal:

- Clock distribution to FEE
- Synchronization of data processing (timestamp assignment, framing, transmission) with the master clock
- Time-deterministic command interface with a defined (if any significant) delay


Features:

- Clock period alignment
- Sub-clock phase alignment
- Phase/frequency unlock detection
- Same hardware structure used on both the master and the slave sides

Hardware structure




Hardware structure



DDMTD

$$f_h = \varepsilon \cdot f_{\text{ref}} = \frac{2^N - 1}{2^N} \cdot f_{\text{ref}}$$




Tomasz Włostowski - Precise time and frequency transfer in a White Rabbit network

- $[B_2 - B_1]$ is stable and equals $[A_2 - A_1]$
 -> calculate *phase offset* $[B_1 - A_1]$
- $[B_2 - B_1]$ does not equal $[A_2 - A_1]$ or is unstable
 -> calculate *frequency offset*
- $[A_2 - A_1]$ is unstable
 -> helper signal frequency mismatch




Soft-PLL



Link synchronization


Initial synchronization

Resynchronization



PON – a subject to research

- Usage of a passive optical network (PON) might be a way to improve TFC links concentration ratio at the cost of latency



Further steps

- Reproduce previous evaluation results
- Upgrade the projects to a newer Vivado version
- Adapt the design for Xilinx UltraScale+ devices used in the newly proposed CRI platform
- Increase the number of TFC links for use on the master side