FPGA IMPLEMENTATION OF SHAPE FITTING ALGORITHM WITH ELECTRON-PHOTON AND HADRON COMPONENTS FOR RECONSTRUCTION IN THE BELLE II ELECTROMAGNETIC CALORIMETER

O. Radchenko, A. Kuzmin, M. Remnev, V. Zhulanov


Budker Institute of Nuclear Physics


Presentation structure

- 1. SuperKEKB and Belle II detector
- 2. Electromagnetic calorimeter electronics
- 3. Motivation
- 4. Current fitting algorithm and fitting algorithm with two component
- 5. FPGA implementation and design optimization
- 6. Test environment
- 7. Conclusion

SuperKEKB and Belle II detector


- □ SuperKEKB electron-positron collider ($E_{e^-} = 7 \text{ GeV}$, $E_{e^+} = 4 \text{ GeV}$).
- Project luminosity $6 * 10^{35} cm^{-2} s^{-1}$.
- □ Current peak luminosity $5.2 * 10^{34} cm^{-2} s^{-1}$.
- Physics program study of rare B-, D-mesons, τ lepton, CP violation, search for new physics.






Electromagnetic calorimeter electronics

- 8736 CsI(Tl) counters (30 cm, 16.1X0);
- ☐ Trigger rate 30 kHz;
- ☐ ShaperDSP board shaper and digitizer, digital signal processor (waveform fitting);
- 18 bit ADC;
- ☐ ADC sampling frequency 1.76 MHz;




Motivation

- In the CsI(Tl) crystals decay time depends on the ionization density.
- For hadron interacting in the calorimeter there are particles with low momenta having high ionization density.
- The pulse shape discrimination method using CsI(Tl) crystals is a novel approach recently used at the Belle II electromagnetic calorimeter. Fitting the signal by sum of two components allows to separate fraction of the signal with short decay time (hadron component). [1] NIM, A 982 (2020) 164562, arXiv:2007.09642
- □ This pulse shape discrimination procedure is used in offline data processing. But we need to save raw data (energy more than 50 MeV).
- Online reconstruction of hadron contribution to the signal is required to be implemented in current FPGA (Xilinx Spartan 3).
- Xilinx Spartan 3 is an outdated FPGA and Xilinx Integrated Synthesis Environment software tool for HDL designs has been discontinued in 2012.



Electron-photon and hadron approximation algorithm



Fit function:

$$y_i = AF(t_i - t_0) + P,$$

A – signal amplitude, t_0 – signal start time, P – ADC pedestal value

Minimization:

$$\chi^2 = (y_i - AF(t_i - t_0) - P)S_{ij}^{-1}(y_j - AF(t_j - t_0) - P) \rightarrow min$$

System of linear equations:

for small amplitudes:

$$\binom{A}{P} = \binom{\Sigma_i FG41_i^k y_i}{\Sigma_i FG43_i^k y_i}$$

$$\begin{pmatrix} A \\ B \\ P \end{pmatrix} = \begin{pmatrix} \Sigma_i FG31_i^k y_i \\ \Sigma_i FG32_i^k y_i \\ \Sigma_i FG33_i^k y_i \end{pmatrix}$$



DSP coefficients for pulse reconstruction



electron-photon component

$$F(t) = A_{photon}R_{photon}(t - t_0) + A_{hadron}R_{hadron}(t - t_0) + P$$
where $A_1 = \frac{A_{photon} + A_{hadron}}{2}$, $A_2 = \frac{A_{photon} - A_{hadron}}{2}$

Minimization:

Fit function:

$$\chi^2 = (y_i - F(t))S_{ij}^{-1}(y_j - F(t_j)) \to min$$

Systems of linear equations:


$$\begin{pmatrix} A_1 \\ A_2 \\ B \\ P \end{pmatrix} = \begin{pmatrix} \Sigma_i FG51_i^k y_i \\ \Sigma_i FG52_i^k y_i \\ \Sigma_i FG53_i^k y_i \\ \Sigma_i FG33_i^k y_i \end{pmatrix}$$

Shape fitting algorithm in FPGA

- > To implement in FPGA the fitting algorithm we need to perform the following steps:
 - 1. Original fitting algorithm (electron-photon component) shape fitting for the specific time $t_0 = t_{tr}$, getting amplitude A, B = $A\Delta t$.
 - 2. electron-photon component + hadron component algorithm. Calculating parameters A, A_1 , A_2 , B, P, $t_{new} = t_0 \frac{B}{A_1}$;
 - 3. Define data quality using the calculated χ^2 function.
 - 4. Define hadron fraction:

$$A_{photon} = A_1 + A_2, \ A_{hadron} = A_1 - A_2, \ A_{total} = A_{photon} + A_{hadron};$$


$$\text{Hadron Intensity} = \frac{A_{hadron}}{A_{total}}$$



If the amplitude A calculated at the first step is too small then it is decided to omit time reconstruction.

FPGA design goals and design optimization

- The ShaperDSP should run two algorithms in parallel: the original signal processing and the new algorithm for hadron identification;
- ☐ Fit logic to the current chip => the bottleneck of implementation was limited resources that has left.
- Adding of hardware resources (BRAM, MULT) increase significantly time for simulation model behavior.



Test environment

- ☐ Test environment of ShaperDSP design consists of:
 - QuestaSim with raw ADC data;
 - C++ Shaper electronics emulator;
- Verification of FPGA fitting results. It has to be consistent!
- □ Bash script was written for automatic simulation of big number of events with saving reports in log or text files.
- ☐ The calculation results were checked using two files with a set of events from the detector:

C++ emulator/ events	Number of events	Comment
exp0012_run02621_testpulse_data_new_time_algo.dat	498	A set of events with original + hadron algorithm
GoodEvents.dat	30000	Different set of events – boundary check (too big or too small amplitude), original + hadron algorithm

```
EVENT_START = 1 TO EVENT_END = 1299

Event 1 /home/olesia/work/GIT_MRemnev/check_logs/check_event1.txt BT 28 RHB 2025 15:26:39 +07

Event 2 /home/olesia/work/GIT_MRemnev/check_logs/check_event2.txt BT 28 RHB 2025 15:26:45 +07


Event 3 /home/olesia/work/GIT_MRemnev/check_logs/check_event3.txt BT 28 RHB 2025 15:26:51 +07

Event 4 /home/olesia/work/GIT_MRemnev/check_logs/check_event4.txt BT 28 RHB 2025 15:26:56 +07

Event 5 /home/olesia/work/GIT_MRemnev/check_logs/check_event5.txt BT 28 RHB 2025 15:27:02 +07

Event 6 /home/olesia/work/GIT_MRemnev/check_logs/check_event6.txt BT 28 RHB 2025 15:27:08 +07


Event 7 /home/olesia/work/GIT_MRemnev/check_logs/check_event7.txt BT 28 RHB 2025 15:27:08 +07
```





Final output result of fitting algorithm

- Results of FPGA simulation and software emulator are consistent.
- As well as fitting result, firmware output data also contain waveform data, trigger phase, information regarding active channels of calorimeter and etc.



C++ emulator:


Expected output packet: E29C.226C


Conclusion

- FPGA implementation of shape fitting algorithm with electron-photon and hadron components is ready.
 - ✓ Preparation and uploading of required algorithm parameters;
 - ✓ Encoders for calculated values of reconstructed amplitude and time;
- Firmware was tested with software emulator. Output results are consistent.
- The next stage work on the test stand has started.


Radchenko O.

Spare slides





ECL data acquisition system



Output data package

- ☐ Format of output data:
- Amplitude and time packing:

11 bit k 3 bit p 9 bit k 2 bit p
$$A = \begin{cases} k, & p = 0 \\ 2^{(10+p)} + k * 2^{(p-1)}, & p = 1..7, \end{cases}$$

Time

k – mantissa with value from 0 to 2^{11} – 1, p – order of number.

$$T = \begin{cases} (-1)^s * k, & p = 0\\ (-1)^s * (2^{7+p} + k * 2^{(p-1)}), & p = 1..3, \end{cases}$$

fit quality

Amp

s – sign of a number, k – mantissa with value from 0 to $2^8 - 1$, p – order of number.

Relative error δ_A for amplitude and δ_T for time:

$$\delta_{\rm A}=\pm 0.02\%$$
 => significantly less compared to the energy and time resolution of the calorimeter.

Hadron intensity

5 bit

Hadron Intensity = $\frac{A_{hadron}}{\cdot}$


€ [-0.02:0.6]

Amp

14 bit

AYSS-2025

Electron-photon and hadron approximation algorithm



Fit function:

$$y_i = AF(t_i - t_0) + P,$$

A – signal amplitude, $\,t_0$ – signal start time, P – ADC pedestal value

Minimization:

$$\chi^2 = (y_i - AF(t_i - t_0) - P)S_{ii}^{-1}(y_i - AF(t_i - t_0) - P) \rightarrow min$$

Final equation:

$$\chi^2 = (y_i - AF_i^k - BF_i'^k - P)S_{ij}^{-1}(y_j - AF_j^k - BF_j'^k - P) \rightarrow min,$$
where B = A\Delta t.


System of linear equations:

for small amplitudes:

$$\binom{A}{P} = \begin{pmatrix} \Sigma_i FG41_i^k y_i \\ \Sigma_i FG43_i^k y_i \end{pmatrix}$$

$$\begin{pmatrix} A \\ B \\ P \end{pmatrix} = \begin{pmatrix} \Sigma_i FG31_i^k y_i \\ \Sigma_i FG32_i^k y_i \\ \Sigma_i FG33_i^k y_i \end{pmatrix}$$





Fit function:

$$\begin{split} F(t) &= A_{photon}R_{photon}(t-t_0) + A_{hadron}R_{hadron}(t-t_0) + P = \\ &= (A_{photon} + A_{hadron})(R_{photon} + R_{hadron})/2 + (A_{photon} - A_{hadron})(R_{photon} - R_{hadron})/2 + P \end{split}$$

Minimization:

$$\chi^2 = (y_i - F(t))S_{ii}^{-1}(y_i - F(t_i)) \to min$$

Final equation:

$$\chi^{2} = (y_{i} - A_{1}R_{+i}^{k} - A_{2}R_{-i}^{k} - BR_{+i}^{\prime k} - P)S_{ij}^{-1}(y_{j} - A_{1}R_{+j}^{k} - A_{2}R_{-j}^{\prime k} - BR_{+j}^{\prime k} - P) \rightarrow min,$$
where $A_{1} = \frac{A_{photon} + A_{hadron}}{2}, A_{2} = \frac{A_{photon} - A_{hadron}}{2}, B = -A_{1}\Delta t.$

Systems of linear equations:


DSP coefficients for pulse reconstruction



$$= \begin{pmatrix} \Sigma_i FG51_i^k y_i \\ \Sigma_i FG52_i^k y_i \\ \Sigma_i FG53_i^k y_i \\ \Sigma_i FG33_i^k y_i \end{pmatrix}$$

ShaperDSP and ECLCollector

- □ ShaperDSP electronic module with FPGA Xilinx Spartan 3 on-board digitizes and fits the input signal coming from ECL counters.
- □ Interface with ECL Collector provides timing and trigger information and is also used for initial initialization and upload of DSP coefficients pre-calculated at the remote PC. These DSP coefficients are derived from pulse shape and noise covariance matrix of each channel.




Radchenko O. AYSS-2025


ShaperDSP design. Example of hadron component calculation

- The obtained amplitude value is recorded in ADC units (1 ADC channel ≈ 0.05 MeV).
- Example for 1 active channel:

$$A = 18454; A_1 = 9219; A_2 = 8750; B = 183805; A_{photon} = 17969; A_{hadron} = 469; A_{photon} + A_{hadron} = 18438.$$




Shaper emulator:




h_amp / (double)A_total = 0.0254366
exact value of Hadron intensity
unpackHadronFraction(hadron_frac) = 0.03125
unpacked value of Hadron intensity

Uploading coefficients for each stage of calculations



Radchenko O. AYSS-2025

Additional memory buffers. Rearrangement of tables.



- Implementation in ShaperDSP sequential writing to buffers and parallel reading of DSP coefficients;
- 2 independent memories were added in parallel mode to avoid increasing computation time also having more available data at the same time;
- Set of registers and its values were reinitialized in ECL Collector CPU;

Code of	Nama	of the table
the table	Name of the table	
"0000"	FG41[16][24]	Array of $FG41_i^k$
"0001"	FG31[16][192]	Array of $FG31_i^k$
"0010"	FG32[16][192]	Array of $FG32_i^k$
"0011"	FG51[16][192]	Array of $FG51_i^k$
"0100"	FG52[16][192]	Array of $FG52_i^k$
"0101"	FG53[16][192]	Array of $FG53_i^k$
"0110"		
-	reserved	
"1011"		
"1100"	FG43[16][24]	Array of FG43 ^k
"1101"	F[16][192]	Array of F_i^k
"1110"	F1[16][192]	Array of F'^k_i
"1111"	FG33[16][192]	Array of FG33k