

# Multi-channel pulse counter based on the Altera FPGA

Ilya Butorov,  
DLNP JINR

Alushta-2019, Alushta, 11th of June

# JUNO experiment: Physics and layout

## Main goals:

- Neutrino mass hierarchy
- Precision of neutrino oscillation parameters  $\Delta m_{21}^2, \Delta m_{32}^2, \sin^2 \theta_{12}$  below 1%

## Other:

- Astroparticle physics
- SN bursts, diffuse SN neutrinos
- Solar neutrinos
- Atmospheric neutrinos
- Geoneutrino (U+Th neutrino flux)
- Indirect DM search



Kaiping, Jiangmen, Guangdong



# JUNO experiment: Detector

## PMTs requirements:

- High and uniform quantum efficiency
- Good SPE detector capability
- Large dynamic range
- Low noise rate
- High reliability
- Long lifetime




# PMT testing: Ongoing status

~20 000 LPMTs are being tested:

- PMT scanning station: precise measurements
- Container system:

Long-term stability tests are to be carried out




Control block for PMT scanning station




# Multi-channel counter


## Conceptual design



## FPGA layout



# Multi-channel counter: first prototype



## Inner blocks

Control unit, counter, DAC driver  
Mealy machine  
Verilog/System Verilog HDL

## NIOS II CPU

Altera IP Core

## Software core

UDP listener over Ethernet  
Infinite cycle C

## Quad-channel pulse counter

- Altera DE0 Development and Education Board
- Texas Instruments 12-Bit Quad Voltage Output DAC7624
- Linear Technology 4ns, 150MHz Dual Comparator
- Olimex ENC28J60-H Development Board

# Multi-channel counter: ongoing status


KEYSIGHT 33600A Series Waveform Generator  
tests:

Rectangular pulses → Missing events

100kHz → 999995 counts

1MHz → 999956 counts

10MHz → 99999547 counts



On-board MEC oscillator:

Frequency stability from manufacturer

$\pm 25\text{ppm} - \pm 100\text{ppm}$

Aging factor

$\pm 3\text{ppm/year}$  (25°C)

# Multi-channel counter: status & future prospects

## What has been done:



- DAC driver and quad-channel pulse counter (Verilog HDL)
- UDP server (C)
- Library for encoding/decoding of input and output FPGA data (C)
- Command-line user interface (C, Python)
- Scale the project for more channels (logic part of the firmware)
- Graphical user interface (Python, Tkinter) - has not been finished yet

## To be done:

- Perform channels voltage calibration
- Perform tests with true noise signals (PMT, SiPM)
- Move to another FPGA board




Thank you for your attention!



BASING DIAGRAM  
<BOTTOM VIEW>

DETAIL OF \*A



UNIT : mm

