

# MPD Data Acquisition System Status

Ilia Slepnev for the  
MPD & BM@N DAQ working group

A. Baskakov, S. Bazylev, V. Burtsev, A. Egorov, A. Fediunin, I. Filippov, T. Gandjelashvili,  
S. Kuklin, A. Shchipunov, A. Shutov, I. Slepnev, V. Slepnev, N. Tarasov, A. Terletskiy

Joint Institute for Nuclear Research



The third Collaboration meeting of the MPD and  
BM@N experiments at the NICA Facility

# Outline

- ▶ DAQ Architecture
- ▶ TOF, FFD electronics
- ▶ ECAL, FHCAL electronics and cooling
- ▶ Common readout unit
- ▶ DAQ Control Software
- ▶ DAQ IT Infrastructure

*For more details please proceed to >>> [MPD DAQ TDR](#)*

# MPD Data Acquisition System

## Properties

Reliable data transfer. Pipeline operation with synch and async stages.  
Extensive diagnostics in hardware and software. Monitoring, logging.  
Data integrity check on all levels. CRC, sequence numbers, FEC.  
Fault tolerant, Highly available. Fast self recovery after SEU events.  
Distributed, scalable, extendable. Based on open and industry standards.  
Flexible architecture. Partitioning for independent subsystem operation.


## Operation Modes

Multiple hardware trigger classes  
Uncompressed, full raw data during MPD commissioning  
Large calibration data events at low trigger rate  
High multiplicity events from central collisions at planned trigger rate


## DAQ in numbers

Up to 7 kHz trigger rate, over 1 MB compressed event size to storage device  
From 5 to 30 GB/s uncompressed raw data rate from readout cards to FLP  
Approx. 200 TB in 2020 to 20 PB in 2023 annual stored data size

# MPD DAQ Architecture




# TOF - VXS Readout System



TOF DAQ is comprised of 14 VXS (VMEBus Switched Serial, ANSI/VITA-41) crates each equipped with one TTVXS and 14 TDC72VHL modules. TTVXS receives trigger information from Local Trigger Unit. Reference frequency and timestamp is provided by *Clock and Timing Network*. Module is controlled via *Front-End Control Network*. TTVXS distributes trigger and synchronous clock to TDC72VHL boards by VXS backplane. TTVXS monitors status of boards (voltages, temperature and etc).

# TTVXS — VXS Switch Board

TTVXS is a Time, Trigger and Management module for VXS crate



IPMI mezzanine board

- ▶ Clock, timestamp and trigger distribution to VXS payload boards over VXS serial backplane
- ▶ 4 SFP+ sockets for Detector Readout, Trigger Distribution and Clock & Timing connections
- ▶ Reference frequency and timestamp provided by White Rabbit Network or FE-Link (with CRU-16)
- ▶ Additional clock and trigger interface by FMC (VITA-57) card slot – integration with other systems

Status: 2 boards ready. Basic functions implemented. Testing.

IPMI mezzanine board

- ▶ IPMI (Intelligent Platform Management) function for automatic topology discovery, module status monitoring and control, firmware update

Status: basic functions implemented, improvements ongoing

# TDC72VHL — Multihit 25 ps Timestamping TDC



TDC72VHL board performs time-stamping of discrete signals (hits). It is based on HPTDC chip. Hit timestamps are kept for 104 us in ring type memory.

|                            |                         |
|----------------------------|-------------------------|
| Number of Channels         | 72                      |
| Input Signal               | LVDS                    |
| Input Impedance            | 100 Ohm                 |
| Input Differential Voltage | 25 mV min               |
| Input Connector            | CXP Interconnect System |
| Time Resolution with INL   | ~25 ps                  |
| Data Transfer Interface    | SFP, 1000Base-X         |
| Synchronization Interface  | TTC over VXS            |

# TOF & FFD DAQ Modules Production Status

| Module   | Produced and Tested | Plan Q4 2019 | Plan Q3 2020 | Total Qty. |
|----------|---------------------|--------------|--------------|------------|
| TDC72VHL | 72                  | 140          | 80           | 220        |
| TTVXS    | 2                   | 10           | 7            | 17         |
| CRU16    | -                   | 2            | -            | 2          |

## TDC72VHL:

- Produced ~30%
- In 2019 to produce ~30% more
- In 2020 to produce all remaining, plus spare modules


## TTVXS:

- Produced ~15%
- In 2019 to produce ~50% more
- In 2020 to produce all remaining, plus spare modules




# ECAL Structure


- Two sides, 14 Sectors each
- 2 Half-Sectors in a Sector
- 3 Boxes per Half-Sector
- 4 ADCs per Box



## ECAL box connections



# Waveform digitizer for ECAL – ADC64ECAL




ADC64s2\_v5.0  
2017

## Usage

*ECal at BM@N - data taking 2018*  
*FHCAL at MPD - ready*

*mechanics, connectors*  
*water cooling*  
*magn. field tolerance*  
*rad. hard DC/DC*



ADC64ECAL  
2019

## Current status


*Firmware is ready*  
*Software is ready*  
*PCB in production*

**Total quantity for ECal**  
*672 pcs*

## ADC64ECAL board characteristics

|                                       |                  |
|---------------------------------------|------------------|
| <i>Number of Channels</i>             | <i>64</i>        |
| <i>Sample rate</i>                    | <i>62.5 MS/s</i> |
| <i>Resolution</i>                     | <i>14 bit</i>    |
| <i>Power consumption</i>              | <i>&lt; 15 W</i> |
| <i>Magnetic field tolerance</i>       | <i>by design</i> |
| <i>Radiation hard DC/DC covertors</i> | <i>yes</i>       |


# ECAL water cooling system concept



Status: Contract for R&D

- Leakless liquid cooling system (pressure < 0,1 MPa)
- Non magnetic matherials
- 5 years of service-less continuous operation

# Common Readout (and everything else) Unit



Front-End (FE link)

“Variable-speed Synchronous Ethernet”. Byte-oriented, 8b/10b Ethernet like encoding and framing

Maximum data rate: 2.5 Gb/s VXS backplane (TTVXS), 8 Gb/s (CRU-16) with commercial QSFP fiber-optical transceivers.

DRE clock synchronized to CRU with digital PLL. Short fixed cables – one time delay calibration.

Timestamps, trigger, data readout, control over same link

No TCP-IP stack complexity in DRE. Simple FPGA code with fail-safe FSM and data pipelines to mitigate SEU events.

## Aggregation “switch” (CRU-16 core)

Not an Ethernet switch. Fixed traffic directions: left-right or right-left only. Connects to DAQ network with 10G Ethernet, UDP-IP.

Large FPGA on board running White Rabbit and service CPUs

Extensive diagnostics: hardware histograms, RAM-based multichannel counters

Use speed translation FIFOs. Arbitrated crossbars. Option for large DRAM buffer on board

Future: hardware event merging for connected DRE boards


# CRU-16

## Common Readout Unit for 16 DRE boards

- ▶ FE-Link interface to DRE boards - multi-gigabit duplex serial synchronous interconnect with deterministic latency. Provides clock and trigger information for downstream boards and receives raw data stream
- ▶ 4 GB onboard DDR3 memory for data buffering, decouples realtime hardware data flow from software data receivers
- ▶ 4 QSFP downlink sockets for 16 Detector Readout boards connections grouped by 4
- ▶ 3 SFP sockets for Trigger Distribution, Clock & Timing
- ▶ 10/100 Ethernet for Slow Control
- ▶ Timing synchronization by White Rabbit Network

### Status

- FE-Link designed and tested on prototype
- PCB to be ready in 2019
- Firmware and software under development






# DAQ Control Software overview

## Device Control System:

- ADC64-System
- TTVXS run control
- TDC2
- CRU-16 control

## Device Readout Electronics:


- adc64s2 ver.5
- CRU-16 (adc64 for ECal)
- ttvxs
- tdc72vxs4



# Run configuration





## Run control configuration:

- Trigger source
- Conf. busy inputs from sub-system
- Client program configuration:
  - Type of source program
  - Index of source program



## TDC2 configuration:

- Enabled channels
- Readout latency
- Readout window
- Leading/falling edges



## EVB configuration:

- Output destination
- Client program configuration:
  - Type of source program
  - Index of source program

## ADC64-System configuration:

- Enabled channels
- Channels threshold
- Readout latency
- Readout size
- Digital signal processing conf.
- Zero-suppression conf.

# Program configuration

The screenshot shows the 'Event builder. Program index: tim1' window with the 'Configuration manager' dialog open. The dialog has a table of configurations and a list of key-value pairs for the selected configuration.

| Configurations | Last modified            |
|----------------|--------------------------|
| 1 default      | 12 April 2019 2:53:27 pm |
| 2 343          | 20 March 2019 1:54:39 pm |
| 3 d            | 06 March 2019 10:1:56 am |
| 4 d1.2         | 04 March 2019 2:24:6 pm  |
| 5 d45.2        | 06 March 2019 10:5:34 am |
| 6 f3           | 04 March 2019 2:26:1 pm  |
| 7 f4           | 06 March 2019 10:5:31 am |
| 8 d46          | 12 April 2019 2:53:44 pm |




  

| Key                | Value                        |
|--------------------|------------------------------|
| advancedCounters   | false                        |
| combinerOut        | file                         |
| combinerOutTcpNum  | 1                            |
| configuration_name | d46                          |
| date_of_creation   | 4/12/19 2:53 PM              |
| evNumberStep       | 1                            |
| geometry           | false                        |
| isRemoteEnabled    | true                         |
| monitorPort        | 0                            |
| outputBufSize      | 20480000                     |
| program_index      | tim1                         |
| program_type       | EvB                          |
| startEvNumber      | 0                            |
| storageDir         | /ceph/afi/afi-daq-3/TDC72VXS |
| timeDistrEn        | false                        |
| window_state       | false                        |
| client-1           |                              |
| index              | 0x0a7a7898                   |
| inputBufSize       | 0                            |
| readout            | true                         |
| type               | MStream                      |
| client-2           |                              |
| index              | DCH                          |
| inputBufSize       | 0                            |
| readout            | true                         |
| type               | EvB                          |


- Stores all parameters which relate only to this program.
- Allow to fast switch from calibration to data taking work.



# MPD DAQ Cable Connections (Stage-1)




192 optical fibers (all subdetectors to DAQ)




|                     |      |
|---------------------|------|
| Signal cables       | 588  |
| Fiberoptical cables | 2810 |
| UTP Ethernet cables | 66   |

# MPD DAQ Network

| Device type           | Role                  | Current status | Planned 3Q 2020 |
|-----------------------|-----------------------|----------------|-----------------|
| MDC Container         | Mini Data Center      | -              | 1               |
| Server (2U) Twin      | FLP, EVB, Proxmox     | -              | 10              |
| Server (1U)           | TDS Ceph storage node | -              | 10              |
| Cisco Nexus Leaf 100G | Leaf switch           | 2              | 6               |
| Cisco Nexus Leaf 10G  | Leaf switch           | 4              | 4               |
| Cisco Nexus Spine     | Spine switch          | 2              | 2               |
| Cisco Nexus APIC      | Network controller    | 3              | 3               |
| Server (1U)           | TDS Ceph monitor node | -              | 3               |
| Managment Switch      | Managment network     | -              | 5               |
| Swich 1Gb             | Slow control network  | -              | 30              |




# MPD DAQ - Mini Data Center




| Specifications |                         |
|----------------|-------------------------|
| Input power    | 50 kW                   |
| IT power       | 24 kW (N+1) / 30 kW max |
| Rack count     | 4 racks                 |
| Redundancy     | N+1 (UPS, HVAC)         |
| Battery backup | 8 minutes               |
| Rack size      | 600 x 1200 x 42U        |

| Stage-1 Equipment                      | Rack Units |
|--|------------|
| Passive network                        | 16         |
| Active network (switches, controllers) | 18         |
| Infrastructure nodes                   | 4          |
| FLP, Event Builder nodes               | 44         |
| Transient Flash Storage                | 13         |
| Message Logging and Search             | 5          |
| Reserve (Stage-2)                      | 68         |

# BM@N DAQ setup in March 2018



# BM@N Mini Data Center, bld. 205



Thank you!



# Extra slides



# MPD Data Flow

